mcxa-pac 0.3.0

Peripheral Access Crate for MCXA256 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41

#[doc = "Register `SM1VAL0` reader"]
pub type R = crate::R<Sm1val0Spec>;
#[doc = "Register `SM1VAL0` writer"]
pub type W = crate::W<Sm1val0Spec>;
#[doc = "Field `VAL0` reader - Value 0"]
pub type Val0R = crate::FieldReader<u16>;
#[doc = "Field `VAL0` writer - Value 0"]
pub type Val0W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
impl R {
    #[doc = "Bits 0:15 - Value 0"]
    #[inline(always)]
    pub fn val0(&self) -> Val0R {
        Val0R::new(self.bits)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SM1VAL0").field("val0", &self.val0()).finish()
    }
}
impl W {
    #[doc = "Bits 0:15 - Value 0"]
    #[inline(always)]
    pub fn val0(&mut self) -> Val0W<'_, Sm1val0Spec> {
        Val0W::new(self, 0)
    }
}
#[doc = "Value Register 0\n\nYou can [`read`](crate::Reg::read) this register and get [`sm1val0::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`sm1val0::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Sm1val0Spec;
impl crate::RegisterSpec for Sm1val0Spec {
    type Ux = u16;
}
#[doc = "`read()` method returns [`sm1val0::R`](R) reader structure"]
impl crate::Readable for Sm1val0Spec {}
#[doc = "`write(|w| ..)` method takes [`sm1val0::W`](W) writer structure"]
impl crate::Writable for Sm1val0Spec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets SM1VAL0 to value 0"]
impl crate::Resettable for Sm1val0Spec {}