mcxa-pac 0.3.0

Peripheral Access Crate for MCXA256 devices
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43

#[doc = "Register `SM1DTCNT1` reader"]
pub type R = crate::R<Sm1dtcnt1Spec>;
#[doc = "Register `SM1DTCNT1` writer"]
pub type W = crate::W<Sm1dtcnt1Spec>;
#[doc = "Field `DTCNT1` reader - Deadtime Count Register 1"]
pub type Dtcnt1R = crate::FieldReader<u16>;
#[doc = "Field `DTCNT1` writer - Deadtime Count Register 1"]
pub type Dtcnt1W<'a, REG> = crate::FieldWriter<'a, REG, 11, u16>;
impl R {
    #[doc = "Bits 0:10 - Deadtime Count Register 1"]
    #[inline(always)]
    pub fn dtcnt1(&self) -> Dtcnt1R {
        Dtcnt1R::new(self.bits & 0x07ff)
    }
}
#[cfg(feature = "debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SM1DTCNT1").field("dtcnt1", &self.dtcnt1()).finish()
    }
}
impl W {
    #[doc = "Bits 0:10 - Deadtime Count Register 1"]
    #[inline(always)]
    pub fn dtcnt1(&mut self) -> Dtcnt1W<'_, Sm1dtcnt1Spec> {
        Dtcnt1W::new(self, 0)
    }
}
#[doc = "Deadtime Count Register 1\n\nYou can [`read`](crate::Reg::read) this register and get [`sm1dtcnt1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`sm1dtcnt1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Sm1dtcnt1Spec;
impl crate::RegisterSpec for Sm1dtcnt1Spec {
    type Ux = u16;
}
#[doc = "`read()` method returns [`sm1dtcnt1::R`](R) reader structure"]
impl crate::Readable for Sm1dtcnt1Spec {}
#[doc = "`write(|w| ..)` method takes [`sm1dtcnt1::W`](W) writer structure"]
impl crate::Writable for Sm1dtcnt1Spec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets SM1DTCNT1 to value 0x07ff"]
impl crate::Resettable for Sm1dtcnt1Spec {
    const RESET_VALUE: u16 = 0x07ff;
}