max32660 0.2.1

Register mappings for the Analog Devices MAX32660 Cortex-M4 microcontroller
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162

#[doc = "Register `INTEN1` reader"]
pub type R = crate::R<INTEN1_SPEC>;
#[doc = "Register `INTEN1` writer"]
pub type W = crate::W<INTEN1_SPEC>;
#[doc = "Field `RXOFIE` reader - Receiver Overflow Interrupt Enable."]
pub type RXOFIE_R = crate::BitReader<RXOFIE_A>;
#[doc = "Receiver Overflow Interrupt Enable.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RXOFIE_A {
    #[doc = "0: No Interrupt is Pending."]
    DISABLED = 0,
    #[doc = "1: An interrupt is pending."]
    ENABLED = 1,
}
impl From<RXOFIE_A> for bool {
    #[inline(always)]
    fn from(variant: RXOFIE_A) -> Self {
        variant as u8 != 0
    }
}
impl RXOFIE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> RXOFIE_A {
        match self.bits {
            false => RXOFIE_A::DISABLED,
            true => RXOFIE_A::ENABLED,
        }
    }
    #[doc = "No Interrupt is Pending."]
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == RXOFIE_A::DISABLED
    }
    #[doc = "An interrupt is pending."]
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == RXOFIE_A::ENABLED
    }
}
#[doc = "Field `RXOFIE` writer - Receiver Overflow Interrupt Enable."]
pub type RXOFIE_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O, RXOFIE_A>;
impl<'a, REG, const O: u8> RXOFIE_W<'a, REG, O>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "No Interrupt is Pending."]
    #[inline(always)]
    pub fn disabled(self) -> &'a mut crate::W<REG> {
        self.variant(RXOFIE_A::DISABLED)
    }
    #[doc = "An interrupt is pending."]
    #[inline(always)]
    pub fn enabled(self) -> &'a mut crate::W<REG> {
        self.variant(RXOFIE_A::ENABLED)
    }
}
#[doc = "Field `TXUFIE` reader - Transmit Underflow Interrupt Enable."]
pub type TXUFIE_R = crate::BitReader<TXUFIE_A>;
#[doc = "Transmit Underflow Interrupt Enable.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum TXUFIE_A {
    #[doc = "0: No Interrupt is Pending."]
    DISABLED = 0,
    #[doc = "1: An interrupt is pending."]
    ENABLED = 1,
}
impl From<TXUFIE_A> for bool {
    #[inline(always)]
    fn from(variant: TXUFIE_A) -> Self {
        variant as u8 != 0
    }
}
impl TXUFIE_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> TXUFIE_A {
        match self.bits {
            false => TXUFIE_A::DISABLED,
            true => TXUFIE_A::ENABLED,
        }
    }
    #[doc = "No Interrupt is Pending."]
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == TXUFIE_A::DISABLED
    }
    #[doc = "An interrupt is pending."]
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == TXUFIE_A::ENABLED
    }
}
#[doc = "Field `TXUFIE` writer - Transmit Underflow Interrupt Enable."]
pub type TXUFIE_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O, TXUFIE_A>;
impl<'a, REG, const O: u8> TXUFIE_W<'a, REG, O>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "No Interrupt is Pending."]
    #[inline(always)]
    pub fn disabled(self) -> &'a mut crate::W<REG> {
        self.variant(TXUFIE_A::DISABLED)
    }
    #[doc = "An interrupt is pending."]
    #[inline(always)]
    pub fn enabled(self) -> &'a mut crate::W<REG> {
        self.variant(TXUFIE_A::ENABLED)
    }
}
impl R {
    #[doc = "Bit 0 - Receiver Overflow Interrupt Enable."]
    #[inline(always)]
    pub fn rxofie(&self) -> RXOFIE_R {
        RXOFIE_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Transmit Underflow Interrupt Enable."]
    #[inline(always)]
    pub fn txufie(&self) -> TXUFIE_R {
        TXUFIE_R::new(((self.bits >> 1) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Receiver Overflow Interrupt Enable."]
    #[inline(always)]
    #[must_use]
    pub fn rxofie(&mut self) -> RXOFIE_W<INTEN1_SPEC, 0> {
        RXOFIE_W::new(self)
    }
    #[doc = "Bit 1 - Transmit Underflow Interrupt Enable."]
    #[inline(always)]
    #[must_use]
    pub fn txufie(&mut self) -> TXUFIE_W<INTEN1_SPEC, 1> {
        TXUFIE_W::new(self)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "Interrupt Status Register 1.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`inten1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`inten1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct INTEN1_SPEC;
impl crate::RegisterSpec for INTEN1_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`inten1::R`](R) reader structure"]
impl crate::Readable for INTEN1_SPEC {}
#[doc = "`write(|w| ..)` method takes [`inten1::W`](W) writer structure"]
impl crate::Writable for INTEN1_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets INTEN1 to value 0"]
impl crate::Resettable for INTEN1_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}