1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
#![allow(non_snake_case, non_upper_case_globals)]
#![allow(non_camel_case_types)]
//! USB Analog
//!
//! Used by: imxrt1061, imxrt1062, imxrt1064
use crate::{RORegister, RWRegister};
#[cfg(not(feature = "nosync"))]
use core::marker::PhantomData;
/// USB VBUS Detect Register
pub mod USB1_VBUS_DETECT {
/// Set the threshold for the VBUSVALID comparator
pub mod VBUSVALID_THRESH {
/// Offset (0 bits)
pub const offset: u32 = 0;
/// Mask (3 bits: 0b111 << 0)
pub const mask: u32 = 0b111 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values
pub mod RW {
/// 0b000: 4.0V
pub const _4V0: u32 = 0b000;
/// 0b001: 4.1V
pub const _4V1: u32 = 0b001;
/// 0b010: 4.2V
pub const _4V2: u32 = 0b010;
/// 0b011: 4.3V
pub const _4V3: u32 = 0b011;
/// 0b100: 4.4V (default)
pub const _4V4: u32 = 0b100;
/// 0b101: 4.5V
pub const _4V5: u32 = 0b101;
/// 0b110: 4.6V
pub const _4V6: u32 = 0b110;
/// 0b111: 4.7V
pub const _4V7: u32 = 0b111;
}
}
/// Powers up comparators for vbus_valid detector.
pub mod VBUSVALID_PWRUP_CMPS {
/// Offset (20 bits)
pub const offset: u32 = 20;
/// Mask (1 bit: 1 << 20)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values (empty)
pub mod RW {}
}
/// USB OTG discharge VBUS.
pub mod DISCHARGE_VBUS {
/// Offset (26 bits)
pub const offset: u32 = 26;
/// Mask (1 bit: 1 << 26)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values (empty)
pub mod RW {}
}
/// USB OTG charge VBUS.
pub mod CHARGE_VBUS {
/// Offset (27 bits)
pub const offset: u32 = 27;
/// Mask (1 bit: 1 << 27)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values (empty)
pub mod RW {}
}
}
/// USB VBUS Detect Register
pub mod USB1_VBUS_DETECT_SET {
pub use super::USB1_VBUS_DETECT::CHARGE_VBUS;
pub use super::USB1_VBUS_DETECT::DISCHARGE_VBUS;
pub use super::USB1_VBUS_DETECT::VBUSVALID_PWRUP_CMPS;
pub use super::USB1_VBUS_DETECT::VBUSVALID_THRESH;
}
/// USB VBUS Detect Register
pub mod USB1_VBUS_DETECT_CLR {
pub use super::USB1_VBUS_DETECT::CHARGE_VBUS;
pub use super::USB1_VBUS_DETECT::DISCHARGE_VBUS;
pub use super::USB1_VBUS_DETECT::VBUSVALID_PWRUP_CMPS;
pub use super::USB1_VBUS_DETECT::VBUSVALID_THRESH;
}
/// USB VBUS Detect Register
pub mod USB1_VBUS_DETECT_TOG {
pub use super::USB1_VBUS_DETECT::CHARGE_VBUS;
pub use super::USB1_VBUS_DETECT::DISCHARGE_VBUS;
pub use super::USB1_VBUS_DETECT::VBUSVALID_PWRUP_CMPS;
pub use super::USB1_VBUS_DETECT::VBUSVALID_THRESH;
}
/// USB Charger Detect Register
pub mod USB1_CHRG_DETECT {
/// Check the contact of USB plug
pub mod CHK_CONTACT {
/// Offset (18 bits)
pub const offset: u32 = 18;
/// Mask (1 bit: 1 << 18)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values
pub mod RW {
/// 0b0: Do not check the contact of USB plug.
pub const NO_CHECK: u32 = 0b0;
/// 0b1: Check whether the USB plug has been in contact with each other
pub const CHECK: u32 = 0b1;
}
}
/// Check the charger connection
pub mod CHK_CHRG_B {
/// Offset (19 bits)
pub const offset: u32 = 19;
/// Mask (1 bit: 1 << 19)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values
pub mod RW {
/// 0b0: Check whether a charger (either a dedicated charger or a host charger) is connected to USB port.
pub const CHECK: u32 = 0b0;
/// 0b1: Do not check whether a charger is connected to the USB port.
pub const NO_CHECK: u32 = 0b1;
}
}
/// Control the charger detector.
pub mod EN_B {
/// Offset (20 bits)
pub const offset: u32 = 20;
/// Mask (1 bit: 1 << 20)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values
pub mod RW {
/// 0b0: Enable the charger detector.
pub const ENABLE: u32 = 0b0;
/// 0b1: Disable the charger detector.
pub const DISABLE: u32 = 0b1;
}
}
}
/// USB Charger Detect Register
pub mod USB1_CHRG_DETECT_SET {
pub use super::USB1_CHRG_DETECT::CHK_CHRG_B;
pub use super::USB1_CHRG_DETECT::CHK_CONTACT;
pub use super::USB1_CHRG_DETECT::EN_B;
}
/// USB Charger Detect Register
pub mod USB1_CHRG_DETECT_CLR {
pub use super::USB1_CHRG_DETECT::CHK_CHRG_B;
pub use super::USB1_CHRG_DETECT::CHK_CONTACT;
pub use super::USB1_CHRG_DETECT::EN_B;
}
/// USB Charger Detect Register
pub mod USB1_CHRG_DETECT_TOG {
pub use super::USB1_CHRG_DETECT::CHK_CHRG_B;
pub use super::USB1_CHRG_DETECT::CHK_CONTACT;
pub use super::USB1_CHRG_DETECT::EN_B;
}
/// USB VBUS Detect Status Register
pub mod USB1_VBUS_DETECT_STAT {
/// Session End for USB OTG
pub mod SESSEND {
/// Offset (0 bits)
pub const offset: u32 = 0;
/// Mask (1 bit: 1 << 0)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values (empty)
pub mod RW {}
}
/// Indicates VBus is valid for a B-peripheral
pub mod BVALID {
/// Offset (1 bits)
pub const offset: u32 = 1;
/// Mask (1 bit: 1 << 1)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values (empty)
pub mod RW {}
}
/// Indicates VBus is valid for a A-peripheral
pub mod AVALID {
/// Offset (2 bits)
pub const offset: u32 = 2;
/// Mask (1 bit: 1 << 2)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values (empty)
pub mod RW {}
}
/// VBus valid for USB OTG
pub mod VBUS_VALID {
/// Offset (3 bits)
pub const offset: u32 = 3;
/// Mask (1 bit: 1 << 3)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values (empty)
pub mod RW {}
}
}
/// USB Charger Detect Status Register
pub mod USB1_CHRG_DETECT_STAT {
/// State of the USB plug contact detector.
pub mod PLUG_CONTACT {
/// Offset (0 bits)
pub const offset: u32 = 0;
/// Mask (1 bit: 1 << 0)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values
pub mod RW {
/// 0b0: The USB plug has not made contact.
pub const NO_CONTACT: u32 = 0b0;
/// 0b1: The USB plug has made good contact.
pub const GOOD_CONTACT: u32 = 0b1;
}
}
/// State of charger detection. This bit is a read only version of the state of the analog signal.
pub mod CHRG_DETECTED {
/// Offset (1 bits)
pub const offset: u32 = 1;
/// Mask (1 bit: 1 << 1)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values
pub mod RW {
/// 0b0: The USB port is not connected to a charger.
pub const CHARGER_NOT_PRESENT: u32 = 0b0;
/// 0b1: A charger (either a dedicated charger or a host charger) is connected to the USB port.
pub const CHARGER_PRESENT: u32 = 0b1;
}
}
/// DM line state output of the charger detector.
pub mod DM_STATE {
/// Offset (2 bits)
pub const offset: u32 = 2;
/// Mask (1 bit: 1 << 2)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values (empty)
pub mod RW {}
}
/// DP line state output of the charger detector.
pub mod DP_STATE {
/// Offset (3 bits)
pub const offset: u32 = 3;
/// Mask (1 bit: 1 << 3)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values (empty)
pub mod RW {}
}
}
/// USB Loopback Test Register
pub mod USB1_LOOPBACK {
/// Setting this bit can enable 1
pub mod UTMI_TESTSTART {
/// Offset (0 bits)
pub const offset: u32 = 0;
/// Mask (1 bit: 1 << 0)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values (empty)
pub mod RW {}
}
}
/// USB Loopback Test Register
pub mod USB1_LOOPBACK_SET {
pub use super::USB1_LOOPBACK::UTMI_TESTSTART;
}
/// USB Loopback Test Register
pub mod USB1_LOOPBACK_CLR {
pub use super::USB1_LOOPBACK::UTMI_TESTSTART;
}
/// USB Loopback Test Register
pub mod USB1_LOOPBACK_TOG {
pub use super::USB1_LOOPBACK::UTMI_TESTSTART;
}
/// USB Misc Register
pub mod USB1_MISC {
/// Use external resistor to generate the current bias for the high speed transmitter
pub mod HS_USE_EXTERNAL_R {
/// Offset (0 bits)
pub const offset: u32 = 0;
/// Mask (1 bit: 1 << 0)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values (empty)
pub mod RW {}
}
/// Enable the deglitching circuit of the USB PLL output.
pub mod EN_DEGLITCH {
/// Offset (1 bits)
pub const offset: u32 = 1;
/// Mask (1 bit: 1 << 1)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values (empty)
pub mod RW {}
}
/// Enables the clk to the UTMI block.
pub mod EN_CLK_UTMI {
/// Offset (30 bits)
pub const offset: u32 = 30;
/// Mask (1 bit: 1 << 30)
pub const mask: u32 = 1 << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values (empty)
pub mod RW {}
}
}
/// USB Misc Register
pub mod USB1_MISC_SET {
pub use super::USB1_MISC::EN_CLK_UTMI;
pub use super::USB1_MISC::EN_DEGLITCH;
pub use super::USB1_MISC::HS_USE_EXTERNAL_R;
}
/// USB Misc Register
pub mod USB1_MISC_CLR {
pub use super::USB1_MISC::EN_CLK_UTMI;
pub use super::USB1_MISC::EN_DEGLITCH;
pub use super::USB1_MISC::HS_USE_EXTERNAL_R;
}
/// USB Misc Register
pub mod USB1_MISC_TOG {
pub use super::USB1_MISC::EN_CLK_UTMI;
pub use super::USB1_MISC::EN_DEGLITCH;
pub use super::USB1_MISC::HS_USE_EXTERNAL_R;
}
/// USB VBUS Detect Register
pub mod USB2_VBUS_DETECT {
pub use super::USB1_VBUS_DETECT::CHARGE_VBUS;
pub use super::USB1_VBUS_DETECT::DISCHARGE_VBUS;
pub use super::USB1_VBUS_DETECT::VBUSVALID_PWRUP_CMPS;
pub use super::USB1_VBUS_DETECT::VBUSVALID_THRESH;
}
/// USB VBUS Detect Register
pub mod USB2_VBUS_DETECT_SET {
pub use super::USB1_VBUS_DETECT::CHARGE_VBUS;
pub use super::USB1_VBUS_DETECT::DISCHARGE_VBUS;
pub use super::USB1_VBUS_DETECT::VBUSVALID_PWRUP_CMPS;
pub use super::USB1_VBUS_DETECT::VBUSVALID_THRESH;
}
/// USB VBUS Detect Register
pub mod USB2_VBUS_DETECT_CLR {
pub use super::USB1_VBUS_DETECT::CHARGE_VBUS;
pub use super::USB1_VBUS_DETECT::DISCHARGE_VBUS;
pub use super::USB1_VBUS_DETECT::VBUSVALID_PWRUP_CMPS;
pub use super::USB1_VBUS_DETECT::VBUSVALID_THRESH;
}
/// USB VBUS Detect Register
pub mod USB2_VBUS_DETECT_TOG {
pub use super::USB1_VBUS_DETECT::CHARGE_VBUS;
pub use super::USB1_VBUS_DETECT::DISCHARGE_VBUS;
pub use super::USB1_VBUS_DETECT::VBUSVALID_PWRUP_CMPS;
pub use super::USB1_VBUS_DETECT::VBUSVALID_THRESH;
}
/// USB Charger Detect Register
pub mod USB2_CHRG_DETECT {
pub use super::USB1_CHRG_DETECT::CHK_CHRG_B;
pub use super::USB1_CHRG_DETECT::CHK_CONTACT;
pub use super::USB1_CHRG_DETECT::EN_B;
}
/// USB Charger Detect Register
pub mod USB2_CHRG_DETECT_SET {
pub use super::USB1_CHRG_DETECT::CHK_CHRG_B;
pub use super::USB1_CHRG_DETECT::CHK_CONTACT;
pub use super::USB1_CHRG_DETECT::EN_B;
}
/// USB Charger Detect Register
pub mod USB2_CHRG_DETECT_CLR {
pub use super::USB1_CHRG_DETECT::CHK_CHRG_B;
pub use super::USB1_CHRG_DETECT::CHK_CONTACT;
pub use super::USB1_CHRG_DETECT::EN_B;
}
/// USB Charger Detect Register
pub mod USB2_CHRG_DETECT_TOG {
pub use super::USB1_CHRG_DETECT::CHK_CHRG_B;
pub use super::USB1_CHRG_DETECT::CHK_CONTACT;
pub use super::USB1_CHRG_DETECT::EN_B;
}
/// USB VBUS Detect Status Register
pub mod USB2_VBUS_DETECT_STAT {
pub use super::USB1_VBUS_DETECT_STAT::AVALID;
pub use super::USB1_VBUS_DETECT_STAT::BVALID;
pub use super::USB1_VBUS_DETECT_STAT::SESSEND;
pub use super::USB1_VBUS_DETECT_STAT::VBUS_VALID;
}
/// USB Charger Detect Status Register
pub mod USB2_CHRG_DETECT_STAT {
pub use super::USB1_CHRG_DETECT_STAT::CHRG_DETECTED;
pub use super::USB1_CHRG_DETECT_STAT::DM_STATE;
pub use super::USB1_CHRG_DETECT_STAT::DP_STATE;
pub use super::USB1_CHRG_DETECT_STAT::PLUG_CONTACT;
}
/// USB Loopback Test Register
pub mod USB2_LOOPBACK {
pub use super::USB1_LOOPBACK::UTMI_TESTSTART;
}
/// USB Loopback Test Register
pub mod USB2_LOOPBACK_SET {
pub use super::USB1_LOOPBACK::UTMI_TESTSTART;
}
/// USB Loopback Test Register
pub mod USB2_LOOPBACK_CLR {
pub use super::USB1_LOOPBACK::UTMI_TESTSTART;
}
/// USB Loopback Test Register
pub mod USB2_LOOPBACK_TOG {
pub use super::USB1_LOOPBACK::UTMI_TESTSTART;
}
/// USB Misc Register
pub mod USB2_MISC {
pub use super::USB1_MISC::EN_CLK_UTMI;
pub use super::USB1_MISC::EN_DEGLITCH;
pub use super::USB1_MISC::HS_USE_EXTERNAL_R;
}
/// USB Misc Register
pub mod USB2_MISC_SET {
pub use super::USB1_MISC::EN_CLK_UTMI;
pub use super::USB1_MISC::EN_DEGLITCH;
pub use super::USB1_MISC::HS_USE_EXTERNAL_R;
}
/// USB Misc Register
pub mod USB2_MISC_CLR {
pub use super::USB1_MISC::EN_CLK_UTMI;
pub use super::USB1_MISC::EN_DEGLITCH;
pub use super::USB1_MISC::HS_USE_EXTERNAL_R;
}
/// USB Misc Register
pub mod USB2_MISC_TOG {
pub use super::USB1_MISC::EN_CLK_UTMI;
pub use super::USB1_MISC::EN_DEGLITCH;
pub use super::USB1_MISC::HS_USE_EXTERNAL_R;
}
/// Chip Silicon Version
pub mod DIGPROG {
/// Chip silicon revision
pub mod SILICON_REVISION {
/// Offset (0 bits)
pub const offset: u32 = 0;
/// Mask (32 bits: 0xffffffff << 0)
pub const mask: u32 = 0xffffffff << offset;
/// Read-only values (empty)
pub mod R {}
/// Write-only values (empty)
pub mod W {}
/// Read-write values
pub mod RW {
/// 0b00000000011011000000000000000000: Silicon revision 1.0
pub const SILICON_REVISION_7077888: u32 = 0b00000000011011000000000000000000;
}
}
}
#[repr(C)]
pub struct RegisterBlock {
_reserved1: [u32; 104],
/// USB VBUS Detect Register
pub USB1_VBUS_DETECT: RWRegister<u32>,
/// USB VBUS Detect Register
pub USB1_VBUS_DETECT_SET: RWRegister<u32>,
/// USB VBUS Detect Register
pub USB1_VBUS_DETECT_CLR: RWRegister<u32>,
/// USB VBUS Detect Register
pub USB1_VBUS_DETECT_TOG: RWRegister<u32>,
/// USB Charger Detect Register
pub USB1_CHRG_DETECT: RWRegister<u32>,
/// USB Charger Detect Register
pub USB1_CHRG_DETECT_SET: RWRegister<u32>,
/// USB Charger Detect Register
pub USB1_CHRG_DETECT_CLR: RWRegister<u32>,
/// USB Charger Detect Register
pub USB1_CHRG_DETECT_TOG: RWRegister<u32>,
/// USB VBUS Detect Status Register
pub USB1_VBUS_DETECT_STAT: RORegister<u32>,
_reserved2: [u32; 3],
/// USB Charger Detect Status Register
pub USB1_CHRG_DETECT_STAT: RORegister<u32>,
_reserved3: [u32; 3],
/// USB Loopback Test Register
pub USB1_LOOPBACK: RWRegister<u32>,
/// USB Loopback Test Register
pub USB1_LOOPBACK_SET: RWRegister<u32>,
/// USB Loopback Test Register
pub USB1_LOOPBACK_CLR: RWRegister<u32>,
/// USB Loopback Test Register
pub USB1_LOOPBACK_TOG: RWRegister<u32>,
/// USB Misc Register
pub USB1_MISC: RWRegister<u32>,
/// USB Misc Register
pub USB1_MISC_SET: RWRegister<u32>,
/// USB Misc Register
pub USB1_MISC_CLR: RWRegister<u32>,
/// USB Misc Register
pub USB1_MISC_TOG: RWRegister<u32>,
/// USB VBUS Detect Register
pub USB2_VBUS_DETECT: RWRegister<u32>,
/// USB VBUS Detect Register
pub USB2_VBUS_DETECT_SET: RWRegister<u32>,
/// USB VBUS Detect Register
pub USB2_VBUS_DETECT_CLR: RWRegister<u32>,
/// USB VBUS Detect Register
pub USB2_VBUS_DETECT_TOG: RWRegister<u32>,
/// USB Charger Detect Register
pub USB2_CHRG_DETECT: RWRegister<u32>,
/// USB Charger Detect Register
pub USB2_CHRG_DETECT_SET: RWRegister<u32>,
/// USB Charger Detect Register
pub USB2_CHRG_DETECT_CLR: RWRegister<u32>,
/// USB Charger Detect Register
pub USB2_CHRG_DETECT_TOG: RWRegister<u32>,
/// USB VBUS Detect Status Register
pub USB2_VBUS_DETECT_STAT: RORegister<u32>,
_reserved4: [u32; 3],
/// USB Charger Detect Status Register
pub USB2_CHRG_DETECT_STAT: RORegister<u32>,
_reserved5: [u32; 3],
/// USB Loopback Test Register
pub USB2_LOOPBACK: RWRegister<u32>,
/// USB Loopback Test Register
pub USB2_LOOPBACK_SET: RWRegister<u32>,
/// USB Loopback Test Register
pub USB2_LOOPBACK_CLR: RWRegister<u32>,
/// USB Loopback Test Register
pub USB2_LOOPBACK_TOG: RWRegister<u32>,
/// USB Misc Register
pub USB2_MISC: RWRegister<u32>,
/// USB Misc Register
pub USB2_MISC_SET: RWRegister<u32>,
/// USB Misc Register
pub USB2_MISC_CLR: RWRegister<u32>,
/// USB Misc Register
pub USB2_MISC_TOG: RWRegister<u32>,
/// Chip Silicon Version
pub DIGPROG: RORegister<u32>,
}
pub struct ResetValues {
pub USB1_VBUS_DETECT: u32,
pub USB1_VBUS_DETECT_SET: u32,
pub USB1_VBUS_DETECT_CLR: u32,
pub USB1_VBUS_DETECT_TOG: u32,
pub USB1_CHRG_DETECT: u32,
pub USB1_CHRG_DETECT_SET: u32,
pub USB1_CHRG_DETECT_CLR: u32,
pub USB1_CHRG_DETECT_TOG: u32,
pub USB1_VBUS_DETECT_STAT: u32,
pub USB1_CHRG_DETECT_STAT: u32,
pub USB1_LOOPBACK: u32,
pub USB1_LOOPBACK_SET: u32,
pub USB1_LOOPBACK_CLR: u32,
pub USB1_LOOPBACK_TOG: u32,
pub USB1_MISC: u32,
pub USB1_MISC_SET: u32,
pub USB1_MISC_CLR: u32,
pub USB1_MISC_TOG: u32,
pub USB2_VBUS_DETECT: u32,
pub USB2_VBUS_DETECT_SET: u32,
pub USB2_VBUS_DETECT_CLR: u32,
pub USB2_VBUS_DETECT_TOG: u32,
pub USB2_CHRG_DETECT: u32,
pub USB2_CHRG_DETECT_SET: u32,
pub USB2_CHRG_DETECT_CLR: u32,
pub USB2_CHRG_DETECT_TOG: u32,
pub USB2_VBUS_DETECT_STAT: u32,
pub USB2_CHRG_DETECT_STAT: u32,
pub USB2_LOOPBACK: u32,
pub USB2_LOOPBACK_SET: u32,
pub USB2_LOOPBACK_CLR: u32,
pub USB2_LOOPBACK_TOG: u32,
pub USB2_MISC: u32,
pub USB2_MISC_SET: u32,
pub USB2_MISC_CLR: u32,
pub USB2_MISC_TOG: u32,
pub DIGPROG: u32,
}
#[cfg(not(feature = "nosync"))]
pub struct Instance {
pub(crate) addr: u32,
pub(crate) _marker: PhantomData<*const RegisterBlock>,
}
#[cfg(not(feature = "nosync"))]
impl ::core::ops::Deref for Instance {
type Target = RegisterBlock;
#[inline(always)]
fn deref(&self) -> &RegisterBlock {
unsafe { &*(self.addr as *const _) }
}
}
#[cfg(feature = "rtfm")]
unsafe impl Send for Instance {}