esp32s3 0.16.0

Peripheral access crate for the ESP32-S3
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145

#[doc = "Register `SAR_READER1_CTRL` reader"]
pub struct R(crate::R<SAR_READER1_CTRL_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<SAR_READER1_CTRL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<SAR_READER1_CTRL_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<SAR_READER1_CTRL_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `SAR_READER1_CTRL` writer"]
pub struct W(crate::W<SAR_READER1_CTRL_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<SAR_READER1_CTRL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<SAR_READER1_CTRL_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<SAR_READER1_CTRL_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `SAR_SAR1_CLK_DIV` reader - clock divider"]
pub type SAR_SAR1_CLK_DIV_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SAR_SAR1_CLK_DIV` writer - clock divider"]
pub type SAR_SAR1_CLK_DIV_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, SAR_READER1_CTRL_SPEC, u8, u8, 8, O>;
#[doc = "Field `SAR_SAR1_CLK_GATED` reader - no public"]
pub type SAR_SAR1_CLK_GATED_R = crate::BitReader<bool>;
#[doc = "Field `SAR_SAR1_CLK_GATED` writer - no public"]
pub type SAR_SAR1_CLK_GATED_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, SAR_READER1_CTRL_SPEC, bool, O>;
#[doc = "Field `SAR_SAR1_SAMPLE_NUM` reader - no public"]
pub type SAR_SAR1_SAMPLE_NUM_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SAR_SAR1_SAMPLE_NUM` writer - no public"]
pub type SAR_SAR1_SAMPLE_NUM_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, SAR_READER1_CTRL_SPEC, u8, u8, 8, O>;
#[doc = "Field `SAR_SAR1_DATA_INV` reader - Invert SAR ADC1 data"]
pub type SAR_SAR1_DATA_INV_R = crate::BitReader<bool>;
#[doc = "Field `SAR_SAR1_DATA_INV` writer - Invert SAR ADC1 data"]
pub type SAR_SAR1_DATA_INV_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, SAR_READER1_CTRL_SPEC, bool, O>;
#[doc = "Field `SAR_SAR1_INT_EN` reader - enable saradc1 to send out interrupt"]
pub type SAR_SAR1_INT_EN_R = crate::BitReader<bool>;
#[doc = "Field `SAR_SAR1_INT_EN` writer - enable saradc1 to send out interrupt"]
pub type SAR_SAR1_INT_EN_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, SAR_READER1_CTRL_SPEC, bool, O>;
impl R {
    #[doc = "Bits 0:7 - clock divider"]
    #[inline(always)]
    pub fn sar_sar1_clk_div(&self) -> SAR_SAR1_CLK_DIV_R {
        SAR_SAR1_CLK_DIV_R::new((self.bits & 0xff) as u8)
    }
    #[doc = "Bit 18 - no public"]
    #[inline(always)]
    pub fn sar_sar1_clk_gated(&self) -> SAR_SAR1_CLK_GATED_R {
        SAR_SAR1_CLK_GATED_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bits 19:26 - no public"]
    #[inline(always)]
    pub fn sar_sar1_sample_num(&self) -> SAR_SAR1_SAMPLE_NUM_R {
        SAR_SAR1_SAMPLE_NUM_R::new(((self.bits >> 19) & 0xff) as u8)
    }
    #[doc = "Bit 28 - Invert SAR ADC1 data"]
    #[inline(always)]
    pub fn sar_sar1_data_inv(&self) -> SAR_SAR1_DATA_INV_R {
        SAR_SAR1_DATA_INV_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - enable saradc1 to send out interrupt"]
    #[inline(always)]
    pub fn sar_sar1_int_en(&self) -> SAR_SAR1_INT_EN_R {
        SAR_SAR1_INT_EN_R::new(((self.bits >> 29) & 1) != 0)
    }
}
impl W {
    #[doc = "Bits 0:7 - clock divider"]
    #[inline(always)]
    #[must_use]
    pub fn sar_sar1_clk_div(&mut self) -> SAR_SAR1_CLK_DIV_W<0> {
        SAR_SAR1_CLK_DIV_W::new(self)
    }
    #[doc = "Bit 18 - no public"]
    #[inline(always)]
    #[must_use]
    pub fn sar_sar1_clk_gated(&mut self) -> SAR_SAR1_CLK_GATED_W<18> {
        SAR_SAR1_CLK_GATED_W::new(self)
    }
    #[doc = "Bits 19:26 - no public"]
    #[inline(always)]
    #[must_use]
    pub fn sar_sar1_sample_num(&mut self) -> SAR_SAR1_SAMPLE_NUM_W<19> {
        SAR_SAR1_SAMPLE_NUM_W::new(self)
    }
    #[doc = "Bit 28 - Invert SAR ADC1 data"]
    #[inline(always)]
    #[must_use]
    pub fn sar_sar1_data_inv(&mut self) -> SAR_SAR1_DATA_INV_W<28> {
        SAR_SAR1_DATA_INV_W::new(self)
    }
    #[doc = "Bit 29 - enable saradc1 to send out interrupt"]
    #[inline(always)]
    #[must_use]
    pub fn sar_sar1_int_en(&mut self) -> SAR_SAR1_INT_EN_W<29> {
        SAR_SAR1_INT_EN_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "configure saradc1 reader\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [sar_reader1_ctrl](index.html) module"]
pub struct SAR_READER1_CTRL_SPEC;
impl crate::RegisterSpec for SAR_READER1_CTRL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [sar_reader1_ctrl::R](R) reader structure"]
impl crate::Readable for SAR_READER1_CTRL_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [sar_reader1_ctrl::W](W) writer structure"]
impl crate::Writable for SAR_READER1_CTRL_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets SAR_READER1_CTRL to value 0x2004_0002"]
impl crate::Resettable for SAR_READER1_CTRL_SPEC {
    const RESET_VALUE: Self::Ux = 0x2004_0002;
}