esp32s3 0.16.0

Peripheral access crate for the ESP32-S3
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184

#[doc = "Register `SAR_MEAS2_CTRL1` reader"]
pub struct R(crate::R<SAR_MEAS2_CTRL1_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<SAR_MEAS2_CTRL1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<SAR_MEAS2_CTRL1_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<SAR_MEAS2_CTRL1_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `SAR_MEAS2_CTRL1` writer"]
pub struct W(crate::W<SAR_MEAS2_CTRL1_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<SAR_MEAS2_CTRL1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<SAR_MEAS2_CTRL1_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<SAR_MEAS2_CTRL1_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `SAR_SAR2_CNTL_STATE` reader - saradc2_cntl_fsm"]
pub type SAR_SAR2_CNTL_STATE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SAR_SAR2_PWDET_CAL_EN` reader - rtc control pwdet enable"]
pub type SAR_SAR2_PWDET_CAL_EN_R = crate::BitReader<bool>;
#[doc = "Field `SAR_SAR2_PWDET_CAL_EN` writer - rtc control pwdet enable"]
pub type SAR_SAR2_PWDET_CAL_EN_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, SAR_MEAS2_CTRL1_SPEC, bool, O>;
#[doc = "Field `SAR_SAR2_PKDET_CAL_EN` reader - rtc control pkdet enable"]
pub type SAR_SAR2_PKDET_CAL_EN_R = crate::BitReader<bool>;
#[doc = "Field `SAR_SAR2_PKDET_CAL_EN` writer - rtc control pkdet enable"]
pub type SAR_SAR2_PKDET_CAL_EN_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, SAR_MEAS2_CTRL1_SPEC, bool, O>;
#[doc = "Field `SAR_SAR2_EN_TEST` reader - SAR2_EN_TEST"]
pub type SAR_SAR2_EN_TEST_R = crate::BitReader<bool>;
#[doc = "Field `SAR_SAR2_EN_TEST` writer - SAR2_EN_TEST"]
pub type SAR_SAR2_EN_TEST_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, SAR_MEAS2_CTRL1_SPEC, bool, O>;
#[doc = "Field `SAR_SAR2_RSTB_FORCE` reader - no public"]
pub type SAR_SAR2_RSTB_FORCE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SAR_SAR2_RSTB_FORCE` writer - no public"]
pub type SAR_SAR2_RSTB_FORCE_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, SAR_MEAS2_CTRL1_SPEC, u8, u8, 2, O>;
#[doc = "Field `SAR_SAR2_STANDBY_WAIT` reader - no public"]
pub type SAR_SAR2_STANDBY_WAIT_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SAR_SAR2_STANDBY_WAIT` writer - no public"]
pub type SAR_SAR2_STANDBY_WAIT_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, SAR_MEAS2_CTRL1_SPEC, u8, u8, 8, O>;
#[doc = "Field `SAR_SAR2_RSTB_WAIT` reader - no public"]
pub type SAR_SAR2_RSTB_WAIT_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SAR_SAR2_RSTB_WAIT` writer - no public"]
pub type SAR_SAR2_RSTB_WAIT_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, SAR_MEAS2_CTRL1_SPEC, u8, u8, 8, O>;
#[doc = "Field `SAR_SAR2_XPD_WAIT` reader - no public"]
pub type SAR_SAR2_XPD_WAIT_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SAR_SAR2_XPD_WAIT` writer - no public"]
pub type SAR_SAR2_XPD_WAIT_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, SAR_MEAS2_CTRL1_SPEC, u8, u8, 8, O>;
impl R {
    #[doc = "Bits 0:2 - saradc2_cntl_fsm"]
    #[inline(always)]
    pub fn sar_sar2_cntl_state(&self) -> SAR_SAR2_CNTL_STATE_R {
        SAR_SAR2_CNTL_STATE_R::new((self.bits & 7) as u8)
    }
    #[doc = "Bit 3 - rtc control pwdet enable"]
    #[inline(always)]
    pub fn sar_sar2_pwdet_cal_en(&self) -> SAR_SAR2_PWDET_CAL_EN_R {
        SAR_SAR2_PWDET_CAL_EN_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - rtc control pkdet enable"]
    #[inline(always)]
    pub fn sar_sar2_pkdet_cal_en(&self) -> SAR_SAR2_PKDET_CAL_EN_R {
        SAR_SAR2_PKDET_CAL_EN_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - SAR2_EN_TEST"]
    #[inline(always)]
    pub fn sar_sar2_en_test(&self) -> SAR_SAR2_EN_TEST_R {
        SAR_SAR2_EN_TEST_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bits 6:7 - no public"]
    #[inline(always)]
    pub fn sar_sar2_rstb_force(&self) -> SAR_SAR2_RSTB_FORCE_R {
        SAR_SAR2_RSTB_FORCE_R::new(((self.bits >> 6) & 3) as u8)
    }
    #[doc = "Bits 8:15 - no public"]
    #[inline(always)]
    pub fn sar_sar2_standby_wait(&self) -> SAR_SAR2_STANDBY_WAIT_R {
        SAR_SAR2_STANDBY_WAIT_R::new(((self.bits >> 8) & 0xff) as u8)
    }
    #[doc = "Bits 16:23 - no public"]
    #[inline(always)]
    pub fn sar_sar2_rstb_wait(&self) -> SAR_SAR2_RSTB_WAIT_R {
        SAR_SAR2_RSTB_WAIT_R::new(((self.bits >> 16) & 0xff) as u8)
    }
    #[doc = "Bits 24:31 - no public"]
    #[inline(always)]
    pub fn sar_sar2_xpd_wait(&self) -> SAR_SAR2_XPD_WAIT_R {
        SAR_SAR2_XPD_WAIT_R::new(((self.bits >> 24) & 0xff) as u8)
    }
}
impl W {
    #[doc = "Bit 3 - rtc control pwdet enable"]
    #[inline(always)]
    #[must_use]
    pub fn sar_sar2_pwdet_cal_en(&mut self) -> SAR_SAR2_PWDET_CAL_EN_W<3> {
        SAR_SAR2_PWDET_CAL_EN_W::new(self)
    }
    #[doc = "Bit 4 - rtc control pkdet enable"]
    #[inline(always)]
    #[must_use]
    pub fn sar_sar2_pkdet_cal_en(&mut self) -> SAR_SAR2_PKDET_CAL_EN_W<4> {
        SAR_SAR2_PKDET_CAL_EN_W::new(self)
    }
    #[doc = "Bit 5 - SAR2_EN_TEST"]
    #[inline(always)]
    #[must_use]
    pub fn sar_sar2_en_test(&mut self) -> SAR_SAR2_EN_TEST_W<5> {
        SAR_SAR2_EN_TEST_W::new(self)
    }
    #[doc = "Bits 6:7 - no public"]
    #[inline(always)]
    #[must_use]
    pub fn sar_sar2_rstb_force(&mut self) -> SAR_SAR2_RSTB_FORCE_W<6> {
        SAR_SAR2_RSTB_FORCE_W::new(self)
    }
    #[doc = "Bits 8:15 - no public"]
    #[inline(always)]
    #[must_use]
    pub fn sar_sar2_standby_wait(&mut self) -> SAR_SAR2_STANDBY_WAIT_W<8> {
        SAR_SAR2_STANDBY_WAIT_W::new(self)
    }
    #[doc = "Bits 16:23 - no public"]
    #[inline(always)]
    #[must_use]
    pub fn sar_sar2_rstb_wait(&mut self) -> SAR_SAR2_RSTB_WAIT_W<16> {
        SAR_SAR2_RSTB_WAIT_W::new(self)
    }
    #[doc = "Bits 24:31 - no public"]
    #[inline(always)]
    #[must_use]
    pub fn sar_sar2_xpd_wait(&mut self) -> SAR_SAR2_XPD_WAIT_W<24> {
        SAR_SAR2_XPD_WAIT_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "configure saradc2 controller\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [sar_meas2_ctrl1](index.html) module"]
pub struct SAR_MEAS2_CTRL1_SPEC;
impl crate::RegisterSpec for SAR_MEAS2_CTRL1_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [sar_meas2_ctrl1::R](R) reader structure"]
impl crate::Readable for SAR_MEAS2_CTRL1_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [sar_meas2_ctrl1::W](W) writer structure"]
impl crate::Writable for SAR_MEAS2_CTRL1_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets SAR_MEAS2_CTRL1 to value 0x0702_0200"]
impl crate::Resettable for SAR_MEAS2_CTRL1_SPEC {
    const RESET_VALUE: Self::Ux = 0x0702_0200;
}