#[doc = "Register `PRO_DPORT_7` reader"]
pub struct R(crate::R<PRO_DPORT_7_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<PRO_DPORT_7_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<PRO_DPORT_7_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<PRO_DPORT_7_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Field `PRO_DPORT_ILG_ST` reader - Record the illegitimate information of PeriBus1. \\[25:6\\]: store the bits \\[21:2\\] of PeriBus1 address. \\[5\\]: 1 means atomic access, 0 means nonatomic access. \\[4\\]: if bits \\[31:22\\] of PeriBus1 address are 0xfd, then the bit value is 1, otherwise it is 0. \\[3:0\\]: PeriBus1 byte enables."]
pub type PRO_DPORT_ILG_ST_R = crate::FieldReader<u32, u32>;
impl R {
#[doc = "Bits 0:25 - Record the illegitimate information of PeriBus1. \\[25:6\\]: store the bits \\[21:2\\] of PeriBus1 address. \\[5\\]: 1 means atomic access, 0 means nonatomic access. \\[4\\]: if bits \\[31:22\\] of PeriBus1 address are 0xfd, then the bit value is 1, otherwise it is 0. \\[3:0\\]: PeriBus1 byte enables."]
#[inline(always)]
pub fn pro_dport_ilg_st(&self) -> PRO_DPORT_ILG_ST_R {
PRO_DPORT_ILG_ST_R::new((self.bits & 0x03ff_ffff) as u32)
}
}
#[doc = "PeriBus1 status register.\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [pro_dport_7](index.html) module"]
pub struct PRO_DPORT_7_SPEC;
impl crate::RegisterSpec for PRO_DPORT_7_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [pro_dport_7::R](R) reader structure"]
impl crate::Readable for PRO_DPORT_7_SPEC {
type Reader = R;
}
#[doc = "`reset()` method sets PRO_DPORT_7 to value 0"]
impl crate::Resettable for PRO_DPORT_7_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}