esp32p4 0.2.0

Peripheral access crate for the ESP32-P4
Documentation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
#[doc = "Register `INTSTATUS_ENABLE0` reader"]
pub type R = crate::R<INTSTATUS_ENABLE0_SPEC>;
#[doc = "Register `INTSTATUS_ENABLE0` writer"]
pub type W = crate::W<INTSTATUS_ENABLE0_SPEC>;
#[doc = "Field `CH1_ENABLE_BLOCK_TFR_DONE_INTSTAT` reader - NA"]
pub type CH1_ENABLE_BLOCK_TFR_DONE_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_BLOCK_TFR_DONE_INTSTAT` writer - NA"]
pub type CH1_ENABLE_BLOCK_TFR_DONE_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_DMA_TFR_DONE_INTSTAT` reader - NA"]
pub type CH1_ENABLE_DMA_TFR_DONE_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_DMA_TFR_DONE_INTSTAT` writer - NA"]
pub type CH1_ENABLE_DMA_TFR_DONE_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_SRC_TRANSCOMP_INTSTAT` reader - NA"]
pub type CH1_ENABLE_SRC_TRANSCOMP_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_SRC_TRANSCOMP_INTSTAT` writer - NA"]
pub type CH1_ENABLE_SRC_TRANSCOMP_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_DST_TRANSCOMP_INTSTAT` reader - NA"]
pub type CH1_ENABLE_DST_TRANSCOMP_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_DST_TRANSCOMP_INTSTAT` writer - NA"]
pub type CH1_ENABLE_DST_TRANSCOMP_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_SRC_DEC_ERR_INTSTAT` reader - NA"]
pub type CH1_ENABLE_SRC_DEC_ERR_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_SRC_DEC_ERR_INTSTAT` writer - NA"]
pub type CH1_ENABLE_SRC_DEC_ERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_DST_DEC_ERR_INTSTAT` reader - NA"]
pub type CH1_ENABLE_DST_DEC_ERR_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_DST_DEC_ERR_INTSTAT` writer - NA"]
pub type CH1_ENABLE_DST_DEC_ERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_SRC_SLV_ERR_INTSTAT` reader - NA"]
pub type CH1_ENABLE_SRC_SLV_ERR_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_SRC_SLV_ERR_INTSTAT` writer - NA"]
pub type CH1_ENABLE_SRC_SLV_ERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_DST_SLV_ERR_INTSTAT` reader - NA"]
pub type CH1_ENABLE_DST_SLV_ERR_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_DST_SLV_ERR_INTSTAT` writer - NA"]
pub type CH1_ENABLE_DST_SLV_ERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_LLI_RD_DEC_ERR_INTSTAT` reader - NA"]
pub type CH1_ENABLE_LLI_RD_DEC_ERR_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_LLI_RD_DEC_ERR_INTSTAT` writer - NA"]
pub type CH1_ENABLE_LLI_RD_DEC_ERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_LLI_WR_DEC_ERR_INTSTAT` reader - NA"]
pub type CH1_ENABLE_LLI_WR_DEC_ERR_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_LLI_WR_DEC_ERR_INTSTAT` writer - NA"]
pub type CH1_ENABLE_LLI_WR_DEC_ERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_LLI_RD_SLV_ERR_INTSTAT` reader - NA"]
pub type CH1_ENABLE_LLI_RD_SLV_ERR_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_LLI_RD_SLV_ERR_INTSTAT` writer - NA"]
pub type CH1_ENABLE_LLI_RD_SLV_ERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_LLI_WR_SLV_ERR_INTSTAT` reader - NA"]
pub type CH1_ENABLE_LLI_WR_SLV_ERR_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_LLI_WR_SLV_ERR_INTSTAT` writer - NA"]
pub type CH1_ENABLE_LLI_WR_SLV_ERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT` reader - NA"]
pub type CH1_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT` writer - NA"]
pub type CH1_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT` reader - NA"]
pub type CH1_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT` writer - NA"]
pub type CH1_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_SLVIF_DEC_ERR_INTSTAT` reader - NA"]
pub type CH1_ENABLE_SLVIF_DEC_ERR_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_SLVIF_DEC_ERR_INTSTAT` writer - NA"]
pub type CH1_ENABLE_SLVIF_DEC_ERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_SLVIF_WR2RO_ERR_INTSTAT` reader - NA"]
pub type CH1_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_SLVIF_WR2RO_ERR_INTSTAT` writer - NA"]
pub type CH1_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT` reader - NA"]
pub type CH1_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT` writer - NA"]
pub type CH1_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT` reader - NA"]
pub type CH1_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT` writer - NA"]
pub type CH1_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT` reader - NA"]
pub type CH1_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT` writer - NA"]
pub type CH1_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT` reader - NA"]
pub type CH1_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT` writer - NA"]
pub type CH1_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT` reader - NA"]
pub type CH1_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_CH_LOCK_CLEARED_INTSTAT` reader - NA"]
pub type CH1_ENABLE_CH_LOCK_CLEARED_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_CH_LOCK_CLEARED_INTSTAT` writer - NA"]
pub type CH1_ENABLE_CH_LOCK_CLEARED_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_CH_SRC_SUSPENDED_INTSTAT` reader - NA"]
pub type CH1_ENABLE_CH_SRC_SUSPENDED_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_CH_SRC_SUSPENDED_INTSTAT` writer - NA"]
pub type CH1_ENABLE_CH_SRC_SUSPENDED_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_CH_SUSPENDED_INTSTAT` reader - NA"]
pub type CH1_ENABLE_CH_SUSPENDED_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_CH_SUSPENDED_INTSTAT` writer - NA"]
pub type CH1_ENABLE_CH_SUSPENDED_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_CH_DISABLED_INTSTAT` reader - NA"]
pub type CH1_ENABLE_CH_DISABLED_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_CH_DISABLED_INTSTAT` writer - NA"]
pub type CH1_ENABLE_CH_DISABLED_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_ENABLE_CH_ABORTED_INTSTAT` reader - NA"]
pub type CH1_ENABLE_CH_ABORTED_INTSTAT_R = crate::BitReader;
#[doc = "Field `CH1_ENABLE_CH_ABORTED_INTSTAT` writer - NA"]
pub type CH1_ENABLE_CH_ABORTED_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - NA"]
    #[inline(always)]
    pub fn ch1_enable_block_tfr_done_intstat(&self) -> CH1_ENABLE_BLOCK_TFR_DONE_INTSTAT_R {
        CH1_ENABLE_BLOCK_TFR_DONE_INTSTAT_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - NA"]
    #[inline(always)]
    pub fn ch1_enable_dma_tfr_done_intstat(&self) -> CH1_ENABLE_DMA_TFR_DONE_INTSTAT_R {
        CH1_ENABLE_DMA_TFR_DONE_INTSTAT_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 3 - NA"]
    #[inline(always)]
    pub fn ch1_enable_src_transcomp_intstat(&self) -> CH1_ENABLE_SRC_TRANSCOMP_INTSTAT_R {
        CH1_ENABLE_SRC_TRANSCOMP_INTSTAT_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - NA"]
    #[inline(always)]
    pub fn ch1_enable_dst_transcomp_intstat(&self) -> CH1_ENABLE_DST_TRANSCOMP_INTSTAT_R {
        CH1_ENABLE_DST_TRANSCOMP_INTSTAT_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - NA"]
    #[inline(always)]
    pub fn ch1_enable_src_dec_err_intstat(&self) -> CH1_ENABLE_SRC_DEC_ERR_INTSTAT_R {
        CH1_ENABLE_SRC_DEC_ERR_INTSTAT_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - NA"]
    #[inline(always)]
    pub fn ch1_enable_dst_dec_err_intstat(&self) -> CH1_ENABLE_DST_DEC_ERR_INTSTAT_R {
        CH1_ENABLE_DST_DEC_ERR_INTSTAT_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - NA"]
    #[inline(always)]
    pub fn ch1_enable_src_slv_err_intstat(&self) -> CH1_ENABLE_SRC_SLV_ERR_INTSTAT_R {
        CH1_ENABLE_SRC_SLV_ERR_INTSTAT_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - NA"]
    #[inline(always)]
    pub fn ch1_enable_dst_slv_err_intstat(&self) -> CH1_ENABLE_DST_SLV_ERR_INTSTAT_R {
        CH1_ENABLE_DST_SLV_ERR_INTSTAT_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - NA"]
    #[inline(always)]
    pub fn ch1_enable_lli_rd_dec_err_intstat(&self) -> CH1_ENABLE_LLI_RD_DEC_ERR_INTSTAT_R {
        CH1_ENABLE_LLI_RD_DEC_ERR_INTSTAT_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - NA"]
    #[inline(always)]
    pub fn ch1_enable_lli_wr_dec_err_intstat(&self) -> CH1_ENABLE_LLI_WR_DEC_ERR_INTSTAT_R {
        CH1_ENABLE_LLI_WR_DEC_ERR_INTSTAT_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - NA"]
    #[inline(always)]
    pub fn ch1_enable_lli_rd_slv_err_intstat(&self) -> CH1_ENABLE_LLI_RD_SLV_ERR_INTSTAT_R {
        CH1_ENABLE_LLI_RD_SLV_ERR_INTSTAT_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - NA"]
    #[inline(always)]
    pub fn ch1_enable_lli_wr_slv_err_intstat(&self) -> CH1_ENABLE_LLI_WR_SLV_ERR_INTSTAT_R {
        CH1_ENABLE_LLI_WR_SLV_ERR_INTSTAT_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - NA"]
    #[inline(always)]
    pub fn ch1_enable_shadowreg_or_lli_invalid_err_intstat(
        &self,
    ) -> CH1_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R {
        CH1_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - NA"]
    #[inline(always)]
    pub fn ch1_enable_slvif_multiblktype_err_intstat(
        &self,
    ) -> CH1_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R {
        CH1_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 16 - NA"]
    #[inline(always)]
    pub fn ch1_enable_slvif_dec_err_intstat(&self) -> CH1_ENABLE_SLVIF_DEC_ERR_INTSTAT_R {
        CH1_ENABLE_SLVIF_DEC_ERR_INTSTAT_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - NA"]
    #[inline(always)]
    pub fn ch1_enable_slvif_wr2ro_err_intstat(&self) -> CH1_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_R {
        CH1_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - NA"]
    #[inline(always)]
    pub fn ch1_enable_slvif_rd2rwo_err_intstat(&self) -> CH1_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_R {
        CH1_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - NA"]
    #[inline(always)]
    pub fn ch1_enable_slvif_wronchen_err_intstat(&self) -> CH1_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_R {
        CH1_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - NA"]
    #[inline(always)]
    pub fn ch1_enable_slvif_shadowreg_wron_valid_err_intstat(
        &self,
    ) -> CH1_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R {
        CH1_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - NA"]
    #[inline(always)]
    pub fn ch1_enable_slvif_wronhold_err_intstat(&self) -> CH1_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_R {
        CH1_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 25 - NA"]
    #[inline(always)]
    pub fn ch1_enable_slvif_wrparity_err_intstat(&self) -> CH1_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_R {
        CH1_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 27 - NA"]
    #[inline(always)]
    pub fn ch1_enable_ch_lock_cleared_intstat(&self) -> CH1_ENABLE_CH_LOCK_CLEARED_INTSTAT_R {
        CH1_ENABLE_CH_LOCK_CLEARED_INTSTAT_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - NA"]
    #[inline(always)]
    pub fn ch1_enable_ch_src_suspended_intstat(&self) -> CH1_ENABLE_CH_SRC_SUSPENDED_INTSTAT_R {
        CH1_ENABLE_CH_SRC_SUSPENDED_INTSTAT_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - NA"]
    #[inline(always)]
    pub fn ch1_enable_ch_suspended_intstat(&self) -> CH1_ENABLE_CH_SUSPENDED_INTSTAT_R {
        CH1_ENABLE_CH_SUSPENDED_INTSTAT_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - NA"]
    #[inline(always)]
    pub fn ch1_enable_ch_disabled_intstat(&self) -> CH1_ENABLE_CH_DISABLED_INTSTAT_R {
        CH1_ENABLE_CH_DISABLED_INTSTAT_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - NA"]
    #[inline(always)]
    pub fn ch1_enable_ch_aborted_intstat(&self) -> CH1_ENABLE_CH_ABORTED_INTSTAT_R {
        CH1_ENABLE_CH_ABORTED_INTSTAT_R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("INTSTATUS_ENABLE0")
            .field(
                "ch1_enable_block_tfr_done_intstat",
                &format_args!("{}", self.ch1_enable_block_tfr_done_intstat().bit()),
            )
            .field(
                "ch1_enable_dma_tfr_done_intstat",
                &format_args!("{}", self.ch1_enable_dma_tfr_done_intstat().bit()),
            )
            .field(
                "ch1_enable_src_transcomp_intstat",
                &format_args!("{}", self.ch1_enable_src_transcomp_intstat().bit()),
            )
            .field(
                "ch1_enable_dst_transcomp_intstat",
                &format_args!("{}", self.ch1_enable_dst_transcomp_intstat().bit()),
            )
            .field(
                "ch1_enable_src_dec_err_intstat",
                &format_args!("{}", self.ch1_enable_src_dec_err_intstat().bit()),
            )
            .field(
                "ch1_enable_dst_dec_err_intstat",
                &format_args!("{}", self.ch1_enable_dst_dec_err_intstat().bit()),
            )
            .field(
                "ch1_enable_src_slv_err_intstat",
                &format_args!("{}", self.ch1_enable_src_slv_err_intstat().bit()),
            )
            .field(
                "ch1_enable_dst_slv_err_intstat",
                &format_args!("{}", self.ch1_enable_dst_slv_err_intstat().bit()),
            )
            .field(
                "ch1_enable_lli_rd_dec_err_intstat",
                &format_args!("{}", self.ch1_enable_lli_rd_dec_err_intstat().bit()),
            )
            .field(
                "ch1_enable_lli_wr_dec_err_intstat",
                &format_args!("{}", self.ch1_enable_lli_wr_dec_err_intstat().bit()),
            )
            .field(
                "ch1_enable_lli_rd_slv_err_intstat",
                &format_args!("{}", self.ch1_enable_lli_rd_slv_err_intstat().bit()),
            )
            .field(
                "ch1_enable_lli_wr_slv_err_intstat",
                &format_args!("{}", self.ch1_enable_lli_wr_slv_err_intstat().bit()),
            )
            .field(
                "ch1_enable_shadowreg_or_lli_invalid_err_intstat",
                &format_args!(
                    "{}",
                    self.ch1_enable_shadowreg_or_lli_invalid_err_intstat().bit()
                ),
            )
            .field(
                "ch1_enable_slvif_multiblktype_err_intstat",
                &format_args!("{}", self.ch1_enable_slvif_multiblktype_err_intstat().bit()),
            )
            .field(
                "ch1_enable_slvif_dec_err_intstat",
                &format_args!("{}", self.ch1_enable_slvif_dec_err_intstat().bit()),
            )
            .field(
                "ch1_enable_slvif_wr2ro_err_intstat",
                &format_args!("{}", self.ch1_enable_slvif_wr2ro_err_intstat().bit()),
            )
            .field(
                "ch1_enable_slvif_rd2rwo_err_intstat",
                &format_args!("{}", self.ch1_enable_slvif_rd2rwo_err_intstat().bit()),
            )
            .field(
                "ch1_enable_slvif_wronchen_err_intstat",
                &format_args!("{}", self.ch1_enable_slvif_wronchen_err_intstat().bit()),
            )
            .field(
                "ch1_enable_slvif_shadowreg_wron_valid_err_intstat",
                &format_args!(
                    "{}",
                    self.ch1_enable_slvif_shadowreg_wron_valid_err_intstat()
                        .bit()
                ),
            )
            .field(
                "ch1_enable_slvif_wronhold_err_intstat",
                &format_args!("{}", self.ch1_enable_slvif_wronhold_err_intstat().bit()),
            )
            .field(
                "ch1_enable_slvif_wrparity_err_intstat",
                &format_args!("{}", self.ch1_enable_slvif_wrparity_err_intstat().bit()),
            )
            .field(
                "ch1_enable_ch_lock_cleared_intstat",
                &format_args!("{}", self.ch1_enable_ch_lock_cleared_intstat().bit()),
            )
            .field(
                "ch1_enable_ch_src_suspended_intstat",
                &format_args!("{}", self.ch1_enable_ch_src_suspended_intstat().bit()),
            )
            .field(
                "ch1_enable_ch_suspended_intstat",
                &format_args!("{}", self.ch1_enable_ch_suspended_intstat().bit()),
            )
            .field(
                "ch1_enable_ch_disabled_intstat",
                &format_args!("{}", self.ch1_enable_ch_disabled_intstat().bit()),
            )
            .field(
                "ch1_enable_ch_aborted_intstat",
                &format_args!("{}", self.ch1_enable_ch_aborted_intstat().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<INTSTATUS_ENABLE0_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bit 0 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_block_tfr_done_intstat(
        &mut self,
    ) -> CH1_ENABLE_BLOCK_TFR_DONE_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_BLOCK_TFR_DONE_INTSTAT_W::new(self, 0)
    }
    #[doc = "Bit 1 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_dma_tfr_done_intstat(
        &mut self,
    ) -> CH1_ENABLE_DMA_TFR_DONE_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_DMA_TFR_DONE_INTSTAT_W::new(self, 1)
    }
    #[doc = "Bit 3 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_src_transcomp_intstat(
        &mut self,
    ) -> CH1_ENABLE_SRC_TRANSCOMP_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_SRC_TRANSCOMP_INTSTAT_W::new(self, 3)
    }
    #[doc = "Bit 4 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_dst_transcomp_intstat(
        &mut self,
    ) -> CH1_ENABLE_DST_TRANSCOMP_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_DST_TRANSCOMP_INTSTAT_W::new(self, 4)
    }
    #[doc = "Bit 5 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_src_dec_err_intstat(
        &mut self,
    ) -> CH1_ENABLE_SRC_DEC_ERR_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_SRC_DEC_ERR_INTSTAT_W::new(self, 5)
    }
    #[doc = "Bit 6 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_dst_dec_err_intstat(
        &mut self,
    ) -> CH1_ENABLE_DST_DEC_ERR_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_DST_DEC_ERR_INTSTAT_W::new(self, 6)
    }
    #[doc = "Bit 7 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_src_slv_err_intstat(
        &mut self,
    ) -> CH1_ENABLE_SRC_SLV_ERR_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_SRC_SLV_ERR_INTSTAT_W::new(self, 7)
    }
    #[doc = "Bit 8 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_dst_slv_err_intstat(
        &mut self,
    ) -> CH1_ENABLE_DST_SLV_ERR_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_DST_SLV_ERR_INTSTAT_W::new(self, 8)
    }
    #[doc = "Bit 9 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_lli_rd_dec_err_intstat(
        &mut self,
    ) -> CH1_ENABLE_LLI_RD_DEC_ERR_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_LLI_RD_DEC_ERR_INTSTAT_W::new(self, 9)
    }
    #[doc = "Bit 10 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_lli_wr_dec_err_intstat(
        &mut self,
    ) -> CH1_ENABLE_LLI_WR_DEC_ERR_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_LLI_WR_DEC_ERR_INTSTAT_W::new(self, 10)
    }
    #[doc = "Bit 11 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_lli_rd_slv_err_intstat(
        &mut self,
    ) -> CH1_ENABLE_LLI_RD_SLV_ERR_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_LLI_RD_SLV_ERR_INTSTAT_W::new(self, 11)
    }
    #[doc = "Bit 12 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_lli_wr_slv_err_intstat(
        &mut self,
    ) -> CH1_ENABLE_LLI_WR_SLV_ERR_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_LLI_WR_SLV_ERR_INTSTAT_W::new(self, 12)
    }
    #[doc = "Bit 13 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_shadowreg_or_lli_invalid_err_intstat(
        &mut self,
    ) -> CH1_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_W::new(self, 13)
    }
    #[doc = "Bit 14 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_slvif_multiblktype_err_intstat(
        &mut self,
    ) -> CH1_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_W::new(self, 14)
    }
    #[doc = "Bit 16 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_slvif_dec_err_intstat(
        &mut self,
    ) -> CH1_ENABLE_SLVIF_DEC_ERR_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_SLVIF_DEC_ERR_INTSTAT_W::new(self, 16)
    }
    #[doc = "Bit 17 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_slvif_wr2ro_err_intstat(
        &mut self,
    ) -> CH1_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_W::new(self, 17)
    }
    #[doc = "Bit 18 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_slvif_rd2rwo_err_intstat(
        &mut self,
    ) -> CH1_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_W::new(self, 18)
    }
    #[doc = "Bit 19 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_slvif_wronchen_err_intstat(
        &mut self,
    ) -> CH1_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_W::new(self, 19)
    }
    #[doc = "Bit 20 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_slvif_shadowreg_wron_valid_err_intstat(
        &mut self,
    ) -> CH1_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_W::new(self, 20)
    }
    #[doc = "Bit 21 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_slvif_wronhold_err_intstat(
        &mut self,
    ) -> CH1_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_W::new(self, 21)
    }
    #[doc = "Bit 27 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_ch_lock_cleared_intstat(
        &mut self,
    ) -> CH1_ENABLE_CH_LOCK_CLEARED_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_CH_LOCK_CLEARED_INTSTAT_W::new(self, 27)
    }
    #[doc = "Bit 28 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_ch_src_suspended_intstat(
        &mut self,
    ) -> CH1_ENABLE_CH_SRC_SUSPENDED_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_CH_SRC_SUSPENDED_INTSTAT_W::new(self, 28)
    }
    #[doc = "Bit 29 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_ch_suspended_intstat(
        &mut self,
    ) -> CH1_ENABLE_CH_SUSPENDED_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_CH_SUSPENDED_INTSTAT_W::new(self, 29)
    }
    #[doc = "Bit 30 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_ch_disabled_intstat(
        &mut self,
    ) -> CH1_ENABLE_CH_DISABLED_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_CH_DISABLED_INTSTAT_W::new(self, 30)
    }
    #[doc = "Bit 31 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_enable_ch_aborted_intstat(
        &mut self,
    ) -> CH1_ENABLE_CH_ABORTED_INTSTAT_W<INTSTATUS_ENABLE0_SPEC> {
        CH1_ENABLE_CH_ABORTED_INTSTAT_W::new(self, 31)
    }
}
#[doc = "NA\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`intstatus_enable0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`intstatus_enable0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct INTSTATUS_ENABLE0_SPEC;
impl crate::RegisterSpec for INTSTATUS_ENABLE0_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`intstatus_enable0::R`](R) reader structure"]
impl crate::Readable for INTSTATUS_ENABLE0_SPEC {}
#[doc = "`write(|w| ..)` method takes [`intstatus_enable0::W`](W) writer structure"]
impl crate::Writable for INTSTATUS_ENABLE0_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets INTSTATUS_ENABLE0 to value 0xfa3f_7ffb"]
impl crate::Resettable for INTSTATUS_ENABLE0_SPEC {
    const RESET_VALUE: u32 = 0xfa3f_7ffb;
}