esp32p4 0.2.0

Peripheral access crate for the ESP32-P4
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65

#[doc = "Register `INTCLEAR1` writer"]
pub type W = crate::W<INTCLEAR1_SPEC>;
#[doc = "Field `CH1_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT` writer - NA"]
pub type CH1_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT` writer - NA"]
pub type CH1_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT` writer - NA"]
pub type CH1_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH1_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT` writer - NA"]
pub type CH1_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_W<'a, REG> = crate::BitWriter<'a, REG>;
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<INTCLEAR1_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    #[doc = "Bit 0 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_clear_ecc_prot_chmem_correrr_intstat(
        &mut self,
    ) -> CH1_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_W<INTCLEAR1_SPEC> {
        CH1_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT_W::new(self, 0)
    }
    #[doc = "Bit 1 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_clear_ecc_prot_chmem_uncorrerr_intstat(
        &mut self,
    ) -> CH1_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_W<INTCLEAR1_SPEC> {
        CH1_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_W::new(self, 1)
    }
    #[doc = "Bit 2 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_clear_ecc_prot_uidmem_correrr_intstat(
        &mut self,
    ) -> CH1_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_W<INTCLEAR1_SPEC> {
        CH1_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT_W::new(self, 2)
    }
    #[doc = "Bit 3 - NA"]
    #[inline(always)]
    #[must_use]
    pub fn ch1_clear_ecc_prot_uidmem_uncorrerr_intstat(
        &mut self,
    ) -> CH1_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_W<INTCLEAR1_SPEC> {
        CH1_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_W::new(self, 3)
    }
}
#[doc = "NA\n\nYou can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`intclear1::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct INTCLEAR1_SPEC;
impl crate::RegisterSpec for INTCLEAR1_SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [`intclear1::W`](W) writer structure"]
impl crate::Writable for INTCLEAR1_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets INTCLEAR1 to value 0"]
impl crate::Resettable for INTCLEAR1_SPEC {
    const RESET_VALUE: u32 = 0;
}