esp32p4 0.2.0

Peripheral access crate for the ESP32-P4
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149

#[doc = "Register `HW_CFG` reader"]
pub type R = crate::R<HW_CFG_SPEC>;
#[doc = "Field `ICM_REG_AXI_HWCFG_QOS_SUPPORT` reader - NA"]
pub type ICM_REG_AXI_HWCFG_QOS_SUPPORT_R = crate::BitReader;
#[doc = "Field `ICM_REG_AXI_HWCFG_APB3_SUPPORT` reader - NA"]
pub type ICM_REG_AXI_HWCFG_APB3_SUPPORT_R = crate::BitReader;
#[doc = "Field `ICM_REG_AXI_HWCFG_AXI4_SUPPORT` reader - NA"]
pub type ICM_REG_AXI_HWCFG_AXI4_SUPPORT_R = crate::BitReader;
#[doc = "Field `ICM_REG_AXI_HWCFG_LOCK_EN` reader - NA"]
pub type ICM_REG_AXI_HWCFG_LOCK_EN_R = crate::BitReader;
#[doc = "Field `ICM_REG_AXI_HWCFG_TRUST_ZONE_EN` reader - NA"]
pub type ICM_REG_AXI_HWCFG_TRUST_ZONE_EN_R = crate::BitReader;
#[doc = "Field `ICM_REG_AXI_HWCFG_DECODER_TYPE` reader - NA"]
pub type ICM_REG_AXI_HWCFG_DECODER_TYPE_R = crate::BitReader;
#[doc = "Field `ICM_REG_AXI_HWCFG_REMAP_EN` reader - NA"]
pub type ICM_REG_AXI_HWCFG_REMAP_EN_R = crate::BitReader;
#[doc = "Field `ICM_REG_AXI_HWCFG_BI_DIR_CMD_EN` reader - NA"]
pub type ICM_REG_AXI_HWCFG_BI_DIR_CMD_EN_R = crate::BitReader;
#[doc = "Field `ICM_REG_AXI_HWCFG_LOW_POWER_INF_EN` reader - NA"]
pub type ICM_REG_AXI_HWCFG_LOW_POWER_INF_EN_R = crate::BitReader;
#[doc = "Field `ICM_REG_AXI_HWCFG_AXI_NUM_MASTERS` reader - NA"]
pub type ICM_REG_AXI_HWCFG_AXI_NUM_MASTERS_R = crate::FieldReader;
#[doc = "Field `ICM_REG_AXI_HWCFG_AXI_NUM_SLAVES` reader - NA"]
pub type ICM_REG_AXI_HWCFG_AXI_NUM_SLAVES_R = crate::FieldReader;
impl R {
    #[doc = "Bit 0 - NA"]
    #[inline(always)]
    pub fn icm_reg_axi_hwcfg_qos_support(&self) -> ICM_REG_AXI_HWCFG_QOS_SUPPORT_R {
        ICM_REG_AXI_HWCFG_QOS_SUPPORT_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - NA"]
    #[inline(always)]
    pub fn icm_reg_axi_hwcfg_apb3_support(&self) -> ICM_REG_AXI_HWCFG_APB3_SUPPORT_R {
        ICM_REG_AXI_HWCFG_APB3_SUPPORT_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - NA"]
    #[inline(always)]
    pub fn icm_reg_axi_hwcfg_axi4_support(&self) -> ICM_REG_AXI_HWCFG_AXI4_SUPPORT_R {
        ICM_REG_AXI_HWCFG_AXI4_SUPPORT_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - NA"]
    #[inline(always)]
    pub fn icm_reg_axi_hwcfg_lock_en(&self) -> ICM_REG_AXI_HWCFG_LOCK_EN_R {
        ICM_REG_AXI_HWCFG_LOCK_EN_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - NA"]
    #[inline(always)]
    pub fn icm_reg_axi_hwcfg_trust_zone_en(&self) -> ICM_REG_AXI_HWCFG_TRUST_ZONE_EN_R {
        ICM_REG_AXI_HWCFG_TRUST_ZONE_EN_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - NA"]
    #[inline(always)]
    pub fn icm_reg_axi_hwcfg_decoder_type(&self) -> ICM_REG_AXI_HWCFG_DECODER_TYPE_R {
        ICM_REG_AXI_HWCFG_DECODER_TYPE_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - NA"]
    #[inline(always)]
    pub fn icm_reg_axi_hwcfg_remap_en(&self) -> ICM_REG_AXI_HWCFG_REMAP_EN_R {
        ICM_REG_AXI_HWCFG_REMAP_EN_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - NA"]
    #[inline(always)]
    pub fn icm_reg_axi_hwcfg_bi_dir_cmd_en(&self) -> ICM_REG_AXI_HWCFG_BI_DIR_CMD_EN_R {
        ICM_REG_AXI_HWCFG_BI_DIR_CMD_EN_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - NA"]
    #[inline(always)]
    pub fn icm_reg_axi_hwcfg_low_power_inf_en(&self) -> ICM_REG_AXI_HWCFG_LOW_POWER_INF_EN_R {
        ICM_REG_AXI_HWCFG_LOW_POWER_INF_EN_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bits 12:16 - NA"]
    #[inline(always)]
    pub fn icm_reg_axi_hwcfg_axi_num_masters(&self) -> ICM_REG_AXI_HWCFG_AXI_NUM_MASTERS_R {
        ICM_REG_AXI_HWCFG_AXI_NUM_MASTERS_R::new(((self.bits >> 12) & 0x1f) as u8)
    }
    #[doc = "Bits 20:24 - NA"]
    #[inline(always)]
    pub fn icm_reg_axi_hwcfg_axi_num_slaves(&self) -> ICM_REG_AXI_HWCFG_AXI_NUM_SLAVES_R {
        ICM_REG_AXI_HWCFG_AXI_NUM_SLAVES_R::new(((self.bits >> 20) & 0x1f) as u8)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HW_CFG")
            .field(
                "icm_reg_axi_hwcfg_qos_support",
                &format_args!("{}", self.icm_reg_axi_hwcfg_qos_support().bit()),
            )
            .field(
                "icm_reg_axi_hwcfg_apb3_support",
                &format_args!("{}", self.icm_reg_axi_hwcfg_apb3_support().bit()),
            )
            .field(
                "icm_reg_axi_hwcfg_axi4_support",
                &format_args!("{}", self.icm_reg_axi_hwcfg_axi4_support().bit()),
            )
            .field(
                "icm_reg_axi_hwcfg_lock_en",
                &format_args!("{}", self.icm_reg_axi_hwcfg_lock_en().bit()),
            )
            .field(
                "icm_reg_axi_hwcfg_trust_zone_en",
                &format_args!("{}", self.icm_reg_axi_hwcfg_trust_zone_en().bit()),
            )
            .field(
                "icm_reg_axi_hwcfg_decoder_type",
                &format_args!("{}", self.icm_reg_axi_hwcfg_decoder_type().bit()),
            )
            .field(
                "icm_reg_axi_hwcfg_remap_en",
                &format_args!("{}", self.icm_reg_axi_hwcfg_remap_en().bit()),
            )
            .field(
                "icm_reg_axi_hwcfg_bi_dir_cmd_en",
                &format_args!("{}", self.icm_reg_axi_hwcfg_bi_dir_cmd_en().bit()),
            )
            .field(
                "icm_reg_axi_hwcfg_low_power_inf_en",
                &format_args!("{}", self.icm_reg_axi_hwcfg_low_power_inf_en().bit()),
            )
            .field(
                "icm_reg_axi_hwcfg_axi_num_masters",
                &format_args!("{}", self.icm_reg_axi_hwcfg_axi_num_masters().bits()),
            )
            .field(
                "icm_reg_axi_hwcfg_axi_num_slaves",
                &format_args!("{}", self.icm_reg_axi_hwcfg_axi_num_slaves().bits()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<HW_CFG_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
#[doc = "NA\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`hw_cfg::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct HW_CFG_SPEC;
impl crate::RegisterSpec for HW_CFG_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`hw_cfg::R`](R) reader structure"]
impl crate::Readable for HW_CFG_SPEC {}
#[doc = "`reset()` method sets HW_CFG to value 0x0070_d151"]
impl crate::Resettable for HW_CFG_SPEC {
    const RESET_VALUE: u32 = 0x0070_d151;
}