esp32c6 0.23.0

Peripheral access crate for the ESP32-C6
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45

#[doc = "Register `SPI_SMEM_PMS%s_SIZE` reader"]
pub type R = crate::R<SPI_SMEM_PMS_SIZE_SPEC>;
#[doc = "Register `SPI_SMEM_PMS%s_SIZE` writer"]
pub type W = crate::W<SPI_SMEM_PMS_SIZE_SPEC>;
#[doc = "Field `SPI_SMEM_PMS_SIZE` reader - SPI1 external RAM ACE section %s address region is (SPI_SMEM_PMS%s_ADDR_S, SPI_SMEM_PMS%s_ADDR_S + SPI_SMEM_PMS%s_SIZE)"]
pub type SPI_SMEM_PMS_SIZE_R = crate::FieldReader<u16>;
#[doc = "Field `SPI_SMEM_PMS_SIZE` writer - SPI1 external RAM ACE section %s address region is (SPI_SMEM_PMS%s_ADDR_S, SPI_SMEM_PMS%s_ADDR_S + SPI_SMEM_PMS%s_SIZE)"]
pub type SPI_SMEM_PMS_SIZE_W<'a, REG> = crate::FieldWriter<'a, REG, 14, u16>;
impl R {
    #[doc = "Bits 0:13 - SPI1 external RAM ACE section %s address region is (SPI_SMEM_PMS%s_ADDR_S, SPI_SMEM_PMS%s_ADDR_S + SPI_SMEM_PMS%s_SIZE)"]
    #[inline(always)]
    pub fn spi_smem_pms_size(&self) -> SPI_SMEM_PMS_SIZE_R {
        SPI_SMEM_PMS_SIZE_R::new((self.bits & 0x3fff) as u16)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SPI_SMEM_PMS_SIZE")
            .field("spi_smem_pms_size", &self.spi_smem_pms_size())
            .finish()
    }
}
impl W {
    #[doc = "Bits 0:13 - SPI1 external RAM ACE section %s address region is (SPI_SMEM_PMS%s_ADDR_S, SPI_SMEM_PMS%s_ADDR_S + SPI_SMEM_PMS%s_SIZE)"]
    #[inline(always)]
    pub fn spi_smem_pms_size(&mut self) -> SPI_SMEM_PMS_SIZE_W<'_, SPI_SMEM_PMS_SIZE_SPEC> {
        SPI_SMEM_PMS_SIZE_W::new(self, 0)
    }
}
#[doc = "SPI1 external RAM ACE section %s start address register\n\nYou can [`read`](crate::Reg::read) this register and get [`spi_smem_pms_size::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`spi_smem_pms_size::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SPI_SMEM_PMS_SIZE_SPEC;
impl crate::RegisterSpec for SPI_SMEM_PMS_SIZE_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`spi_smem_pms_size::R`](R) reader structure"]
impl crate::Readable for SPI_SMEM_PMS_SIZE_SPEC {}
#[doc = "`write(|w| ..)` method takes [`spi_smem_pms_size::W`](W) writer structure"]
impl crate::Writable for SPI_SMEM_PMS_SIZE_SPEC {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets SPI_SMEM_PMS%s_SIZE to value 0x1000"]
impl crate::Resettable for SPI_SMEM_PMS_SIZE_SPEC {
    const RESET_VALUE: u32 = 0x1000;
}