esp32c5 0.2.2

Peripheral access crate for the ESP32-C5
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85

#[doc = "Register `ICACHE2_PRELOAD_CTRL` reader"]
pub type R = crate::R<ICACHE2_PRELOAD_CTRL_SPEC>;
#[doc = "Register `ICACHE2_PRELOAD_CTRL` writer"]
pub type W = crate::W<ICACHE2_PRELOAD_CTRL_SPEC>;
#[doc = "Field `ICACHE2_PRELOAD_ENA` reader - The bit is used to enable preload operation on ICache2. It will be cleared by hardware automatically after preload operation is done."]
pub type ICACHE2_PRELOAD_ENA_R = crate::BitReader;
#[doc = "Field `ICACHE2_PRELOAD_ENA` writer - The bit is used to enable preload operation on ICache2. It will be cleared by hardware automatically after preload operation is done."]
pub type ICACHE2_PRELOAD_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ICACHE2_PRELOAD_DONE` reader - The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."]
pub type ICACHE2_PRELOAD_DONE_R = crate::BitReader;
#[doc = "Field `ICACHE2_PRELOAD_ORDER` reader - The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."]
pub type ICACHE2_PRELOAD_ORDER_R = crate::BitReader;
#[doc = "Field `ICACHE2_PRELOAD_ORDER` writer - The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."]
pub type ICACHE2_PRELOAD_ORDER_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ICACHE2_PRELOAD_RGID` reader - The bit is used to set the gid of icache2 preload."]
pub type ICACHE2_PRELOAD_RGID_R = crate::FieldReader;
#[doc = "Field `ICACHE2_PRELOAD_RGID` writer - The bit is used to set the gid of icache2 preload."]
pub type ICACHE2_PRELOAD_RGID_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
impl R {
    #[doc = "Bit 0 - The bit is used to enable preload operation on ICache2. It will be cleared by hardware automatically after preload operation is done."]
    #[inline(always)]
    pub fn icache2_preload_ena(&self) -> ICACHE2_PRELOAD_ENA_R {
        ICACHE2_PRELOAD_ENA_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."]
    #[inline(always)]
    pub fn icache2_preload_done(&self) -> ICACHE2_PRELOAD_DONE_R {
        ICACHE2_PRELOAD_DONE_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."]
    #[inline(always)]
    pub fn icache2_preload_order(&self) -> ICACHE2_PRELOAD_ORDER_R {
        ICACHE2_PRELOAD_ORDER_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bits 3:6 - The bit is used to set the gid of icache2 preload."]
    #[inline(always)]
    pub fn icache2_preload_rgid(&self) -> ICACHE2_PRELOAD_RGID_R {
        ICACHE2_PRELOAD_RGID_R::new(((self.bits >> 3) & 0x0f) as u8)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ICACHE2_PRELOAD_CTRL")
            .field("icache2_preload_ena", &self.icache2_preload_ena())
            .field("icache2_preload_done", &self.icache2_preload_done())
            .field("icache2_preload_order", &self.icache2_preload_order())
            .field("icache2_preload_rgid", &self.icache2_preload_rgid())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - The bit is used to enable preload operation on ICache2. It will be cleared by hardware automatically after preload operation is done."]
    #[inline(always)]
    pub fn icache2_preload_ena(&mut self) -> ICACHE2_PRELOAD_ENA_W<'_, ICACHE2_PRELOAD_CTRL_SPEC> {
        ICACHE2_PRELOAD_ENA_W::new(self, 0)
    }
    #[doc = "Bit 2 - The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."]
    #[inline(always)]
    pub fn icache2_preload_order(
        &mut self,
    ) -> ICACHE2_PRELOAD_ORDER_W<'_, ICACHE2_PRELOAD_CTRL_SPEC> {
        ICACHE2_PRELOAD_ORDER_W::new(self, 2)
    }
    #[doc = "Bits 3:6 - The bit is used to set the gid of icache2 preload."]
    #[inline(always)]
    pub fn icache2_preload_rgid(
        &mut self,
    ) -> ICACHE2_PRELOAD_RGID_W<'_, ICACHE2_PRELOAD_CTRL_SPEC> {
        ICACHE2_PRELOAD_RGID_W::new(self, 3)
    }
}
#[doc = "Instruction Cache 2 preload-operation control register\n\nYou can [`read`](crate::Reg::read) this register and get [`icache2_preload_ctrl::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`icache2_preload_ctrl::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct ICACHE2_PRELOAD_CTRL_SPEC;
impl crate::RegisterSpec for ICACHE2_PRELOAD_CTRL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`icache2_preload_ctrl::R`](R) reader structure"]
impl crate::Readable for ICACHE2_PRELOAD_CTRL_SPEC {}
#[doc = "`write(|w| ..)` method takes [`icache2_preload_ctrl::W`](W) writer structure"]
impl crate::Writable for ICACHE2_PRELOAD_CTRL_SPEC {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets ICACHE2_PRELOAD_CTRL to value 0"]
impl crate::Resettable for ICACHE2_PRELOAD_CTRL_SPEC {}