esp32 0.5.0

Peripheral access crate for the ESP32
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39

#[doc = "Reader of register INLINK_DSCR_BF0"]
pub type R = crate::R<u32, super::INLINK_DSCR_BF0>;
#[doc = "Writer for register INLINK_DSCR_BF0"]
pub type W = crate::W<u32, super::INLINK_DSCR_BF0>;
#[doc = "Register INLINK_DSCR_BF0 `reset()`'s with value 0"]
impl crate::ResetValue for super::INLINK_DSCR_BF0 {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}
#[doc = "Reader of field `DMA_INLINK_DSCR_BF0`"]
pub type DMA_INLINK_DSCR_BF0_R = crate::R<u32, u32>;
#[doc = "Write proxy for field `DMA_INLINK_DSCR_BF0`"]
pub struct DMA_INLINK_DSCR_BF0_W<'a> {
    w: &'a mut W,
}
impl<'a> DMA_INLINK_DSCR_BF0_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u32) -> &'a mut W {
        self.w.bits = (self.w.bits & !0xffff_ffff) | ((value as u32) & 0xffff_ffff);
        self.w
    }
}
impl R {
    #[doc = "Bits 0:31"]
    #[inline(always)]
    pub fn dma_inlink_dscr_bf0(&self) -> DMA_INLINK_DSCR_BF0_R {
        DMA_INLINK_DSCR_BF0_R::new((self.bits & 0xffff_ffff) as u32)
    }
}
impl W {
    #[doc = "Bits 0:31"]
    #[inline(always)]
    pub fn dma_inlink_dscr_bf0(&mut self) -> DMA_INLINK_DSCR_BF0_W {
        DMA_INLINK_DSCR_BF0_W { w: self }
    }
}