efm32tg825-pac 0.1.0

Peripheral access API for EFM32TG825 MCU (generated using svd2rust)
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

#[doc = "Register `CC0_CCVP` reader"]
pub struct R(crate::R<CC0_CCVP_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<CC0_CCVP_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<CC0_CCVP_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<CC0_CCVP_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Field `CCVP` reader - CC Channel Value Peek"]
pub type CCVP_R = crate::FieldReader<u16, u16>;
impl R {
    #[doc = "Bits 0:15 - CC Channel Value Peek"]
    #[inline(always)]
    pub fn ccvp(&self) -> CCVP_R {
        CCVP_R::new((self.bits & 0xffff) as u16)
    }
}
#[doc = "CC Channel Value Peek Register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cc0_ccvp](index.html) module"]
pub struct CC0_CCVP_SPEC;
impl crate::RegisterSpec for CC0_CCVP_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [cc0_ccvp::R](R) reader structure"]
impl crate::Readable for CC0_CCVP_SPEC {
    type Reader = R;
}
#[doc = "`reset()` method sets CC0_CCVP to value 0"]
impl crate::Resettable for CC0_CCVP_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}