efm32pg1b-pac 0.4.3

Peripheral access API for Silicon Labs EFM32PG1B microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209

///Register `TXDOUBLEX` reader
pub type R = crate::R<TXDOUBLEXrs>;
///Register `TXDOUBLEX` writer
pub type W = crate::W<TXDOUBLEXrs>;
///Field `TXDATA0` reader - TX Data
pub type Txdata0R = crate::FieldReader<u16>;
///Field `TXDATA0` writer - TX Data
pub type Txdata0W<'a, REG> = crate::FieldWriter<'a, REG, 9, u16>;
///Field `UBRXAT0` reader - Unblock RX After Transmission
pub type Ubrxat0R = crate::BitReader;
///Field `UBRXAT0` writer - Unblock RX After Transmission
pub type Ubrxat0W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TXTRIAT0` reader - Set TXTRI After Transmission
pub type Txtriat0R = crate::BitReader;
///Field `TXTRIAT0` writer - Set TXTRI After Transmission
pub type Txtriat0W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TXBREAK0` reader - Transmit Data as Break
pub type Txbreak0R = crate::BitReader;
///Field `TXBREAK0` writer - Transmit Data as Break
pub type Txbreak0W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TXDISAT0` reader - Clear TXEN After Transmission
pub type Txdisat0R = crate::BitReader;
///Field `TXDISAT0` writer - Clear TXEN After Transmission
pub type Txdisat0W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RXENAT0` reader - Enable RX After Transmission
pub type Rxenat0R = crate::BitReader;
///Field `RXENAT0` writer - Enable RX After Transmission
pub type Rxenat0W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TXDATA1` reader - TX Data
pub type Txdata1R = crate::FieldReader<u16>;
///Field `TXDATA1` writer - TX Data
pub type Txdata1W<'a, REG> = crate::FieldWriter<'a, REG, 9, u16>;
///Field `UBRXAT1` reader - Unblock RX After Transmission
pub type Ubrxat1R = crate::BitReader;
///Field `UBRXAT1` writer - Unblock RX After Transmission
pub type Ubrxat1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TXTRIAT1` reader - Set TXTRI After Transmission
pub type Txtriat1R = crate::BitReader;
///Field `TXTRIAT1` writer - Set TXTRI After Transmission
pub type Txtriat1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TXBREAK1` reader - Transmit Data as Break
pub type Txbreak1R = crate::BitReader;
///Field `TXBREAK1` writer - Transmit Data as Break
pub type Txbreak1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TXDISAT1` reader - Clear TXEN After Transmission
pub type Txdisat1R = crate::BitReader;
///Field `TXDISAT1` writer - Clear TXEN After Transmission
pub type Txdisat1W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RXENAT1` reader - Enable RX After Transmission
pub type Rxenat1R = crate::BitReader;
///Field `RXENAT1` writer - Enable RX After Transmission
pub type Rxenat1W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bits 0:8 - TX Data
    #[inline(always)]
    pub fn txdata0(&self) -> Txdata0R {
        Txdata0R::new((self.bits & 0x01ff) as u16)
    }
    ///Bit 11 - Unblock RX After Transmission
    #[inline(always)]
    pub fn ubrxat0(&self) -> Ubrxat0R {
        Ubrxat0R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - Set TXTRI After Transmission
    #[inline(always)]
    pub fn txtriat0(&self) -> Txtriat0R {
        Txtriat0R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - Transmit Data as Break
    #[inline(always)]
    pub fn txbreak0(&self) -> Txbreak0R {
        Txbreak0R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - Clear TXEN After Transmission
    #[inline(always)]
    pub fn txdisat0(&self) -> Txdisat0R {
        Txdisat0R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - Enable RX After Transmission
    #[inline(always)]
    pub fn rxenat0(&self) -> Rxenat0R {
        Rxenat0R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bits 16:24 - TX Data
    #[inline(always)]
    pub fn txdata1(&self) -> Txdata1R {
        Txdata1R::new(((self.bits >> 16) & 0x01ff) as u16)
    }
    ///Bit 27 - Unblock RX After Transmission
    #[inline(always)]
    pub fn ubrxat1(&self) -> Ubrxat1R {
        Ubrxat1R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - Set TXTRI After Transmission
    #[inline(always)]
    pub fn txtriat1(&self) -> Txtriat1R {
        Txtriat1R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - Transmit Data as Break
    #[inline(always)]
    pub fn txbreak1(&self) -> Txbreak1R {
        Txbreak1R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - Clear TXEN After Transmission
    #[inline(always)]
    pub fn txdisat1(&self) -> Txdisat1R {
        Txdisat1R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - Enable RX After Transmission
    #[inline(always)]
    pub fn rxenat1(&self) -> Rxenat1R {
        Rxenat1R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("TXDOUBLEX")
            .field("txdata0", &self.txdata0())
            .field("ubrxat0", &self.ubrxat0())
            .field("txtriat0", &self.txtriat0())
            .field("txbreak0", &self.txbreak0())
            .field("txdisat0", &self.txdisat0())
            .field("rxenat0", &self.rxenat0())
            .field("txdata1", &self.txdata1())
            .field("ubrxat1", &self.ubrxat1())
            .field("txtriat1", &self.txtriat1())
            .field("txbreak1", &self.txbreak1())
            .field("txdisat1", &self.txdisat1())
            .field("rxenat1", &self.rxenat1())
            .finish()
    }
}
impl W {
    ///Bits 0:8 - TX Data
    #[inline(always)]
    pub fn txdata0(&mut self) -> Txdata0W<'_, TXDOUBLEXrs> {
        Txdata0W::new(self, 0)
    }
    ///Bit 11 - Unblock RX After Transmission
    #[inline(always)]
    pub fn ubrxat0(&mut self) -> Ubrxat0W<'_, TXDOUBLEXrs> {
        Ubrxat0W::new(self, 11)
    }
    ///Bit 12 - Set TXTRI After Transmission
    #[inline(always)]
    pub fn txtriat0(&mut self) -> Txtriat0W<'_, TXDOUBLEXrs> {
        Txtriat0W::new(self, 12)
    }
    ///Bit 13 - Transmit Data as Break
    #[inline(always)]
    pub fn txbreak0(&mut self) -> Txbreak0W<'_, TXDOUBLEXrs> {
        Txbreak0W::new(self, 13)
    }
    ///Bit 14 - Clear TXEN After Transmission
    #[inline(always)]
    pub fn txdisat0(&mut self) -> Txdisat0W<'_, TXDOUBLEXrs> {
        Txdisat0W::new(self, 14)
    }
    ///Bit 15 - Enable RX After Transmission
    #[inline(always)]
    pub fn rxenat0(&mut self) -> Rxenat0W<'_, TXDOUBLEXrs> {
        Rxenat0W::new(self, 15)
    }
    ///Bits 16:24 - TX Data
    #[inline(always)]
    pub fn txdata1(&mut self) -> Txdata1W<'_, TXDOUBLEXrs> {
        Txdata1W::new(self, 16)
    }
    ///Bit 27 - Unblock RX After Transmission
    #[inline(always)]
    pub fn ubrxat1(&mut self) -> Ubrxat1W<'_, TXDOUBLEXrs> {
        Ubrxat1W::new(self, 27)
    }
    ///Bit 28 - Set TXTRI After Transmission
    #[inline(always)]
    pub fn txtriat1(&mut self) -> Txtriat1W<'_, TXDOUBLEXrs> {
        Txtriat1W::new(self, 28)
    }
    ///Bit 29 - Transmit Data as Break
    #[inline(always)]
    pub fn txbreak1(&mut self) -> Txbreak1W<'_, TXDOUBLEXrs> {
        Txbreak1W::new(self, 29)
    }
    ///Bit 30 - Clear TXEN After Transmission
    #[inline(always)]
    pub fn txdisat1(&mut self) -> Txdisat1W<'_, TXDOUBLEXrs> {
        Txdisat1W::new(self, 30)
    }
    ///Bit 31 - Enable RX After Transmission
    #[inline(always)]
    pub fn rxenat1(&mut self) -> Rxenat1W<'_, TXDOUBLEXrs> {
        Rxenat1W::new(self, 31)
    }
}
///TX Buffer Double Data Extended Register
///
///You can [`read`](crate::Reg::read) this register and get [`txdoublex::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`txdoublex::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
pub struct TXDOUBLEXrs;
impl crate::RegisterSpec for TXDOUBLEXrs {
    type Ux = u32;
}
///`read()` method returns [`txdoublex::R`](R) reader structure
impl crate::Readable for TXDOUBLEXrs {}
///`write(|w| ..)` method takes [`txdoublex::W`](W) writer structure
impl crate::Writable for TXDOUBLEXrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets TXDOUBLEX to value 0
impl crate::Resettable for TXDOUBLEXrs {}