efm32pg1b-pac 0.4.3

Peripheral access API for Silicon Labs EFM32PG1B microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141

///Register `STATUS` reader
pub type R = crate::R<STATUSrs>;
///Field `RUNNING` reader - Running
pub type RunningR = crate::BitReader;
///Field `DIR` reader - Direction
pub type DirR = crate::BitReader;
///Field `TOPBV` reader - TOPB Valid
pub type TopbvR = crate::BitReader;
///Field `CCVBV0` reader - CC0 CCVB Valid
pub type Ccvbv0R = crate::BitReader;
///Field `CCVBV1` reader - CC1 CCVB Valid
pub type Ccvbv1R = crate::BitReader;
///Field `CCVBV2` reader - CC2 CCVB Valid
pub type Ccvbv2R = crate::BitReader;
///Field `CCVBV3` reader - CC3 CCVB Valid
pub type Ccvbv3R = crate::BitReader;
///Field `ICV0` reader - CC0 Input Capture Valid
pub type Icv0R = crate::BitReader;
///Field `ICV1` reader - CC1 Input Capture Valid
pub type Icv1R = crate::BitReader;
///Field `ICV2` reader - CC2 Input Capture Valid
pub type Icv2R = crate::BitReader;
///Field `ICV3` reader - CC3 Input Capture Valid
pub type Icv3R = crate::BitReader;
///Field `CCPOL0` reader - CC0 Polarity
pub type Ccpol0R = crate::BitReader;
///Field `CCPOL1` reader - CC1 Polarity
pub type Ccpol1R = crate::BitReader;
///Field `CCPOL2` reader - CC2 Polarity
pub type Ccpol2R = crate::BitReader;
///Field `CCPOL3` reader - CC3 Polarity
pub type Ccpol3R = crate::BitReader;
impl R {
    ///Bit 0 - Running
    #[inline(always)]
    pub fn running(&self) -> RunningR {
        RunningR::new((self.bits & 1) != 0)
    }
    ///Bit 1 - Direction
    #[inline(always)]
    pub fn dir(&self) -> DirR {
        DirR::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - TOPB Valid
    #[inline(always)]
    pub fn topbv(&self) -> TopbvR {
        TopbvR::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 8 - CC0 CCVB Valid
    #[inline(always)]
    pub fn ccvbv0(&self) -> Ccvbv0R {
        Ccvbv0R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - CC1 CCVB Valid
    #[inline(always)]
    pub fn ccvbv1(&self) -> Ccvbv1R {
        Ccvbv1R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - CC2 CCVB Valid
    #[inline(always)]
    pub fn ccvbv2(&self) -> Ccvbv2R {
        Ccvbv2R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - CC3 CCVB Valid
    #[inline(always)]
    pub fn ccvbv3(&self) -> Ccvbv3R {
        Ccvbv3R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 16 - CC0 Input Capture Valid
    #[inline(always)]
    pub fn icv0(&self) -> Icv0R {
        Icv0R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - CC1 Input Capture Valid
    #[inline(always)]
    pub fn icv1(&self) -> Icv1R {
        Icv1R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - CC2 Input Capture Valid
    #[inline(always)]
    pub fn icv2(&self) -> Icv2R {
        Icv2R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - CC3 Input Capture Valid
    #[inline(always)]
    pub fn icv3(&self) -> Icv3R {
        Icv3R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 24 - CC0 Polarity
    #[inline(always)]
    pub fn ccpol0(&self) -> Ccpol0R {
        Ccpol0R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - CC1 Polarity
    #[inline(always)]
    pub fn ccpol1(&self) -> Ccpol1R {
        Ccpol1R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - CC2 Polarity
    #[inline(always)]
    pub fn ccpol2(&self) -> Ccpol2R {
        Ccpol2R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - CC3 Polarity
    #[inline(always)]
    pub fn ccpol3(&self) -> Ccpol3R {
        Ccpol3R::new(((self.bits >> 27) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("STATUS")
            .field("running", &self.running())
            .field("dir", &self.dir())
            .field("topbv", &self.topbv())
            .field("ccvbv0", &self.ccvbv0())
            .field("ccvbv1", &self.ccvbv1())
            .field("ccvbv2", &self.ccvbv2())
            .field("ccvbv3", &self.ccvbv3())
            .field("icv0", &self.icv0())
            .field("icv1", &self.icv1())
            .field("icv2", &self.icv2())
            .field("icv3", &self.icv3())
            .field("ccpol0", &self.ccpol0())
            .field("ccpol1", &self.ccpol1())
            .field("ccpol2", &self.ccpol2())
            .field("ccpol3", &self.ccpol3())
            .finish()
    }
}
///Status Register
///
///You can [`read`](crate::Reg::read) this register and get [`status::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
pub struct STATUSrs;
impl crate::RegisterSpec for STATUSrs {
    type Ux = u32;
}
///`read()` method returns [`status::R`](R) reader structure
impl crate::Readable for STATUSrs {}
///`reset()` method sets STATUS to value 0
impl crate::Resettable for STATUSrs {}