efm32pg1b-pac 0.4.3

Peripheral access API for Silicon Labs EFM32PG1B microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59

///Register `OVSCFG` reader
pub type R = crate::R<OVSCFGrs>;
///Register `OVSCFG` writer
pub type W = crate::W<OVSCFGrs>;
///Field `FILTLEN` reader - Configure Filter Length for Inputs S0IN and S1IN
pub type FiltlenR = crate::FieldReader;
///Field `FILTLEN` writer - Configure Filter Length for Inputs S0IN and S1IN
pub type FiltlenW<'a, REG> = crate::FieldWriter<'a, REG, 8>;
///Field `FLUTTERRM` reader - Flutter Remove
pub type FlutterrmR = crate::BitReader;
///Field `FLUTTERRM` writer - Flutter Remove
pub type FlutterrmW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bits 0:7 - Configure Filter Length for Inputs S0IN and S1IN
    #[inline(always)]
    pub fn filtlen(&self) -> FiltlenR {
        FiltlenR::new((self.bits & 0xff) as u8)
    }
    ///Bit 12 - Flutter Remove
    #[inline(always)]
    pub fn flutterrm(&self) -> FlutterrmR {
        FlutterrmR::new(((self.bits >> 12) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("OVSCFG")
            .field("filtlen", &self.filtlen())
            .field("flutterrm", &self.flutterrm())
            .finish()
    }
}
impl W {
    ///Bits 0:7 - Configure Filter Length for Inputs S0IN and S1IN
    #[inline(always)]
    pub fn filtlen(&mut self) -> FiltlenW<'_, OVSCFGrs> {
        FiltlenW::new(self, 0)
    }
    ///Bit 12 - Flutter Remove
    #[inline(always)]
    pub fn flutterrm(&mut self) -> FlutterrmW<'_, OVSCFGrs> {
        FlutterrmW::new(self, 12)
    }
}
///Oversampling Config Register
///
///You can [`read`](crate::Reg::read) this register and get [`ovscfg::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ovscfg::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
pub struct OVSCFGrs;
impl crate::RegisterSpec for OVSCFGrs {
    type Ux = u32;
}
///`read()` method returns [`ovscfg::R`](R) reader structure
impl crate::Readable for OVSCFGrs {}
///`write(|w| ..)` method takes [`ovscfg::W`](W) writer structure
impl crate::Writable for OVSCFGrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets OVSCFG to value 0
impl crate::Resettable for OVSCFGrs {}