efm32pg1b-pac 0.4.3

Peripheral access API for Silicon Labs EFM32PG1B microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85

///Register `SYNCBUSY` reader
pub type R = crate::R<SYNCBUSYrs>;
///Field `CTRL` reader - CTRL Register Busy
pub type CtrlR = crate::BitReader;
///Field `CMD` reader - CMD Register Busy
pub type CmdR = crate::BitReader;
///Field `CLKDIV` reader - CLKDIV Register Busy
pub type ClkdivR = crate::BitReader;
///Field `STARTFRAME` reader - STARTFRAME Register Busy
pub type StartframeR = crate::BitReader;
///Field `SIGFRAME` reader - SIGFRAME Register Busy
pub type SigframeR = crate::BitReader;
///Field `TXDATAX` reader - TXDATAX Register Busy
pub type TxdataxR = crate::BitReader;
///Field `TXDATA` reader - TXDATA Register Busy
pub type TxdataR = crate::BitReader;
///Field `PULSECTRL` reader - PULSECTRL Register Busy
pub type PulsectrlR = crate::BitReader;
impl R {
    ///Bit 0 - CTRL Register Busy
    #[inline(always)]
    pub fn ctrl(&self) -> CtrlR {
        CtrlR::new((self.bits & 1) != 0)
    }
    ///Bit 1 - CMD Register Busy
    #[inline(always)]
    pub fn cmd(&self) -> CmdR {
        CmdR::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - CLKDIV Register Busy
    #[inline(always)]
    pub fn clkdiv(&self) -> ClkdivR {
        ClkdivR::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - STARTFRAME Register Busy
    #[inline(always)]
    pub fn startframe(&self) -> StartframeR {
        StartframeR::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - SIGFRAME Register Busy
    #[inline(always)]
    pub fn sigframe(&self) -> SigframeR {
        SigframeR::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - TXDATAX Register Busy
    #[inline(always)]
    pub fn txdatax(&self) -> TxdataxR {
        TxdataxR::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - TXDATA Register Busy
    #[inline(always)]
    pub fn txdata(&self) -> TxdataR {
        TxdataR::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - PULSECTRL Register Busy
    #[inline(always)]
    pub fn pulsectrl(&self) -> PulsectrlR {
        PulsectrlR::new(((self.bits >> 7) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SYNCBUSY")
            .field("ctrl", &self.ctrl())
            .field("cmd", &self.cmd())
            .field("clkdiv", &self.clkdiv())
            .field("startframe", &self.startframe())
            .field("sigframe", &self.sigframe())
            .field("txdatax", &self.txdatax())
            .field("txdata", &self.txdata())
            .field("pulsectrl", &self.pulsectrl())
            .finish()
    }
}
///Synchronization Busy Register
///
///You can [`read`](crate::Reg::read) this register and get [`syncbusy::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
pub struct SYNCBUSYrs;
impl crate::RegisterSpec for SYNCBUSYrs {
    type Ux = u32;
}
///`read()` method returns [`syncbusy::R`](R) reader structure
impl crate::Readable for SYNCBUSYrs {}
///`reset()` method sets SYNCBUSY to value 0
impl crate::Resettable for SYNCBUSYrs {}