efm32pg1b-pac 0.4.3

Peripheral access API for Silicon Labs EFM32PG1B microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74

///Register `PULSECTRL` reader
pub type R = crate::R<PULSECTRLrs>;
///Register `PULSECTRL` writer
pub type W = crate::W<PULSECTRLrs>;
///Field `PULSEW` reader - Pulse Width
pub type PulsewR = crate::FieldReader;
///Field `PULSEW` writer - Pulse Width
pub type PulsewW<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `PULSEEN` reader - Pulse Generator/Extender Enable
pub type PulseenR = crate::BitReader;
///Field `PULSEEN` writer - Pulse Generator/Extender Enable
pub type PulseenW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PULSEFILT` reader - Pulse Filter
pub type PulsefiltR = crate::BitReader;
///Field `PULSEFILT` writer - Pulse Filter
pub type PulsefiltW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bits 0:3 - Pulse Width
    #[inline(always)]
    pub fn pulsew(&self) -> PulsewR {
        PulsewR::new((self.bits & 0x0f) as u8)
    }
    ///Bit 4 - Pulse Generator/Extender Enable
    #[inline(always)]
    pub fn pulseen(&self) -> PulseenR {
        PulseenR::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - Pulse Filter
    #[inline(always)]
    pub fn pulsefilt(&self) -> PulsefiltR {
        PulsefiltR::new(((self.bits >> 5) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PULSECTRL")
            .field("pulsew", &self.pulsew())
            .field("pulseen", &self.pulseen())
            .field("pulsefilt", &self.pulsefilt())
            .finish()
    }
}
impl W {
    ///Bits 0:3 - Pulse Width
    #[inline(always)]
    pub fn pulsew(&mut self) -> PulsewW<'_, PULSECTRLrs> {
        PulsewW::new(self, 0)
    }
    ///Bit 4 - Pulse Generator/Extender Enable
    #[inline(always)]
    pub fn pulseen(&mut self) -> PulseenW<'_, PULSECTRLrs> {
        PulseenW::new(self, 4)
    }
    ///Bit 5 - Pulse Filter
    #[inline(always)]
    pub fn pulsefilt(&mut self) -> PulsefiltW<'_, PULSECTRLrs> {
        PulsefiltW::new(self, 5)
    }
}
///Pulse Control Register
///
///You can [`read`](crate::Reg::read) this register and get [`pulsectrl::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pulsectrl::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
pub struct PULSECTRLrs;
impl crate::RegisterSpec for PULSECTRLrs {
    type Ux = u32;
}
///`read()` method returns [`pulsectrl::R`](R) reader structure
impl crate::Readable for PULSECTRLrs {}
///`write(|w| ..)` method takes [`pulsectrl::W`](W) writer structure
impl crate::Writable for PULSECTRLrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets PULSECTRL to value 0
impl crate::Resettable for PULSECTRLrs {}