efm32pg1b-pac 0.4.3

Peripheral access API for Silicon Labs EFM32PG1B microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36

///Register `IFC` writer
pub type W = crate::W<IFCrs>;
///Field `EXT` writer - Clear EXT Interrupt Flag
pub type ExtW<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
///Field `EM4WU` writer - Clear EM4WU Interrupt Flag
pub type Em4wuW<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
impl core::fmt::Debug for crate::generic::Reg<IFCrs> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    ///Bits 0:15 - Clear EXT Interrupt Flag
    #[inline(always)]
    pub fn ext(&mut self) -> ExtW<'_, IFCrs> {
        ExtW::new(self, 0)
    }
    ///Bits 16:31 - Clear EM4WU Interrupt Flag
    #[inline(always)]
    pub fn em4wu(&mut self) -> Em4wuW<'_, IFCrs> {
        Em4wuW::new(self, 16)
    }
}
///Interrupt Flag Clear Register
///
///You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ifc::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
pub struct IFCrs;
impl crate::RegisterSpec for IFCrs {
    type Ux = u32;
}
///`write(|w| ..)` method takes [`ifc::W`](W) writer structure
impl crate::Writable for IFCrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IFC to value 0
impl crate::Resettable for IFCrs {}