efm32pg1b-pac 0.4.3

Peripheral access API for Silicon Labs EFM32PG1B microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45

///Register `STATUS` reader
pub type R = crate::R<STATUSrs>;
///Field `SEQRUNNING` reader - AES SEQUENCE Running
pub type SeqrunningR = crate::BitReader;
///Field `INSTRRUNNING` reader - Action is Active
pub type InstrrunningR = crate::BitReader;
///Field `DMAACTIVE` reader - DMA Action is Active
pub type DmaactiveR = crate::BitReader;
impl R {
    ///Bit 0 - AES SEQUENCE Running
    #[inline(always)]
    pub fn seqrunning(&self) -> SeqrunningR {
        SeqrunningR::new((self.bits & 1) != 0)
    }
    ///Bit 1 - Action is Active
    #[inline(always)]
    pub fn instrrunning(&self) -> InstrrunningR {
        InstrrunningR::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - DMA Action is Active
    #[inline(always)]
    pub fn dmaactive(&self) -> DmaactiveR {
        DmaactiveR::new(((self.bits >> 2) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("STATUS")
            .field("seqrunning", &self.seqrunning())
            .field("instrrunning", &self.instrrunning())
            .field("dmaactive", &self.dmaactive())
            .finish()
    }
}
///Status Register
///
///You can [`read`](crate::Reg::read) this register and get [`status::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
pub struct STATUSrs;
impl crate::RegisterSpec for STATUSrs {
    type Ux = u32;
}
///`read()` method returns [`status::R`](R) reader structure
impl crate::Readable for STATUSrs {}
///`reset()` method sets STATUS to value 0
impl crate::Resettable for STATUSrs {}