efm32pg1b-pac 0.4.3

Peripheral access API for Silicon Labs EFM32PG1B microcontrollers
Documentation
///Register `IFS` writer
pub type W = crate::W<IFSrs>;
///Field `INSTRDONE` writer - Set INSTRDONE Interrupt Flag
pub type InstrdoneW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEQDONE` writer - Set SEQDONE Interrupt Flag
pub type SeqdoneW<'a, REG> = crate::BitWriter<'a, REG>;
impl core::fmt::Debug for crate::generic::Reg<IFSrs> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    ///Bit 0 - Set INSTRDONE Interrupt Flag
    #[inline(always)]
    pub fn instrdone(&mut self) -> InstrdoneW<'_, IFSrs> {
        InstrdoneW::new(self, 0)
    }
    ///Bit 1 - Set SEQDONE Interrupt Flag
    #[inline(always)]
    pub fn seqdone(&mut self) -> SeqdoneW<'_, IFSrs> {
        SeqdoneW::new(self, 1)
    }
}
///Interrupt Flag Set Register
///
///You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ifs::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
pub struct IFSrs;
impl crate::RegisterSpec for IFSrs {
    type Ux = u32;
}
///`write(|w| ..)` method takes [`ifs::W`](W) writer structure
impl crate::Writable for IFSrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IFS to value 0
impl crate::Resettable for IFSrs {}