efm32pg1b-pac 0.4.3

Peripheral access API for Silicon Labs EFM32PG1B microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127

///Register `IFS` writer
pub type W = crate::W<IFSrs>;
///Field `HFRCORDY` writer - Set HFRCORDY Interrupt Flag
pub type HfrcordyW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `HFXORDY` writer - Set HFXORDY Interrupt Flag
pub type HfxordyW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LFRCORDY` writer - Set LFRCORDY Interrupt Flag
pub type LfrcordyW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LFXORDY` writer - Set LFXORDY Interrupt Flag
pub type LfxordyW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AUXHFRCORDY` writer - Set AUXHFRCORDY Interrupt Flag
pub type AuxhfrcordyW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CALRDY` writer - Set CALRDY Interrupt Flag
pub type CalrdyW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CALOF` writer - Set CALOF Interrupt Flag
pub type CalofW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `HFXODISERR` writer - Set HFXODISERR Interrupt Flag
pub type HfxodiserrW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `HFXOAUTOSW` writer - Set HFXOAUTOSW Interrupt Flag
pub type HfxoautoswW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `HFXOPEAKDETERR` writer - Set HFXOPEAKDETERR Interrupt Flag
pub type HfxopeakdeterrW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `HFXOPEAKDETRDY` writer - Set HFXOPEAKDETRDY Interrupt Flag
pub type HfxopeakdetrdyW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `HFXOSHUNTOPTRDY` writer - Set HFXOSHUNTOPTRDY Interrupt Flag
pub type HfxoshuntoptrdyW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `HFRCODIS` writer - Set HFRCODIS Interrupt Flag
pub type HfrcodisW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LFTIMEOUTERR` writer - Set LFTIMEOUTERR Interrupt Flag
pub type LftimeouterrW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CMUERR` writer - Set CMUERR Interrupt Flag
pub type CmuerrW<'a, REG> = crate::BitWriter<'a, REG>;
impl core::fmt::Debug for crate::generic::Reg<IFSrs> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    ///Bit 0 - Set HFRCORDY Interrupt Flag
    #[inline(always)]
    pub fn hfrcordy(&mut self) -> HfrcordyW<'_, IFSrs> {
        HfrcordyW::new(self, 0)
    }
    ///Bit 1 - Set HFXORDY Interrupt Flag
    #[inline(always)]
    pub fn hfxordy(&mut self) -> HfxordyW<'_, IFSrs> {
        HfxordyW::new(self, 1)
    }
    ///Bit 2 - Set LFRCORDY Interrupt Flag
    #[inline(always)]
    pub fn lfrcordy(&mut self) -> LfrcordyW<'_, IFSrs> {
        LfrcordyW::new(self, 2)
    }
    ///Bit 3 - Set LFXORDY Interrupt Flag
    #[inline(always)]
    pub fn lfxordy(&mut self) -> LfxordyW<'_, IFSrs> {
        LfxordyW::new(self, 3)
    }
    ///Bit 4 - Set AUXHFRCORDY Interrupt Flag
    #[inline(always)]
    pub fn auxhfrcordy(&mut self) -> AuxhfrcordyW<'_, IFSrs> {
        AuxhfrcordyW::new(self, 4)
    }
    ///Bit 5 - Set CALRDY Interrupt Flag
    #[inline(always)]
    pub fn calrdy(&mut self) -> CalrdyW<'_, IFSrs> {
        CalrdyW::new(self, 5)
    }
    ///Bit 6 - Set CALOF Interrupt Flag
    #[inline(always)]
    pub fn calof(&mut self) -> CalofW<'_, IFSrs> {
        CalofW::new(self, 6)
    }
    ///Bit 8 - Set HFXODISERR Interrupt Flag
    #[inline(always)]
    pub fn hfxodiserr(&mut self) -> HfxodiserrW<'_, IFSrs> {
        HfxodiserrW::new(self, 8)
    }
    ///Bit 9 - Set HFXOAUTOSW Interrupt Flag
    #[inline(always)]
    pub fn hfxoautosw(&mut self) -> HfxoautoswW<'_, IFSrs> {
        HfxoautoswW::new(self, 9)
    }
    ///Bit 10 - Set HFXOPEAKDETERR Interrupt Flag
    #[inline(always)]
    pub fn hfxopeakdeterr(&mut self) -> HfxopeakdeterrW<'_, IFSrs> {
        HfxopeakdeterrW::new(self, 10)
    }
    ///Bit 11 - Set HFXOPEAKDETRDY Interrupt Flag
    #[inline(always)]
    pub fn hfxopeakdetrdy(&mut self) -> HfxopeakdetrdyW<'_, IFSrs> {
        HfxopeakdetrdyW::new(self, 11)
    }
    ///Bit 12 - Set HFXOSHUNTOPTRDY Interrupt Flag
    #[inline(always)]
    pub fn hfxoshuntoptrdy(&mut self) -> HfxoshuntoptrdyW<'_, IFSrs> {
        HfxoshuntoptrdyW::new(self, 12)
    }
    ///Bit 13 - Set HFRCODIS Interrupt Flag
    #[inline(always)]
    pub fn hfrcodis(&mut self) -> HfrcodisW<'_, IFSrs> {
        HfrcodisW::new(self, 13)
    }
    ///Bit 14 - Set LFTIMEOUTERR Interrupt Flag
    #[inline(always)]
    pub fn lftimeouterr(&mut self) -> LftimeouterrW<'_, IFSrs> {
        LftimeouterrW::new(self, 14)
    }
    ///Bit 31 - Set CMUERR Interrupt Flag
    #[inline(always)]
    pub fn cmuerr(&mut self) -> CmuerrW<'_, IFSrs> {
        CmuerrW::new(self, 31)
    }
}
///Interrupt Flag Set Register
///
///You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ifs::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
pub struct IFSrs;
impl crate::RegisterSpec for IFSrs {
    type Ux = u32;
}
///`write(|w| ..)` method takes [`ifs::W`](W) writer structure
impl crate::Writable for IFSrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IFS to value 0
impl crate::Resettable for IFSrs {}