efm32lg990-pac 0.1.0

Peripheral access API for EFM32LG990 MCU (generated using svd2rust)
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52

#[doc = "Register `PC_DOUTCLR` writer"]
pub struct W(crate::W<PC_DOUTCLR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<PC_DOUTCLR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<PC_DOUTCLR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<PC_DOUTCLR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `DOUTCLR` writer - Data Out Clear"]
pub type DOUTCLR_W<'a> = crate::FieldWriter<'a, u32, PC_DOUTCLR_SPEC, u16, u16, 16, 0>;
impl W {
    #[doc = "Bits 0:15 - Data Out Clear"]
    #[inline(always)]
    pub fn doutclr(&mut self) -> DOUTCLR_W {
        DOUTCLR_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Port Data Out Clear Register\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [pc_doutclr](index.html) module"]
pub struct PC_DOUTCLR_SPEC;
impl crate::RegisterSpec for PC_DOUTCLR_SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [pc_doutclr::W](W) writer structure"]
impl crate::Writable for PC_DOUTCLR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets PC_DOUTCLR to value 0"]
impl crate::Resettable for PC_DOUTCLR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}