cortex-m 0.2.4

Low level access to Cortex-M processors
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

//! Base Priority Mask Register (conditional write)

/// Writes to BASEPRI *if*
///
/// - `basepri != 0` AND `basepri::read() == 0`, OR
/// - `basepri != 0` AND `basepri < basepri::read()`
#[inline(always)]
pub fn write(basepri: u8) {
    unsafe {
        asm!("msr BASEPRI_MAX, $0"
             :
             : "r"(basepri)
             :
             : "volatile");
    }
}