cortex-m 0.2.4

Low level access to Cortex-M processors
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

//! Base Priority Mask Register

/// Reads the CPU register
#[inline(always)]
pub fn read() -> u8 {
    let r: u32;
    unsafe {
        asm!("mrs $0, BASEPRI"
             : "=r"(r)
             :
             :
             : "volatile");
    }
    r as u8
}

/// Writes to the CPU register
#[inline(always)]
pub unsafe fn write(basepri: u8) {
    asm!("msr BASEPRI, $0"
         :
         : "r"(basepri)
         :
         : "volatile");
}