celox 0.10.1

Celox HDL Simulator
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30

#[path = "test_utils/mod.rs"]
#[macro_use]
mod test_utils;

all_backends! {

    fn test_wide_int_memory_access(sim) {
        @case "wide_data::test_wide_int_memory_access";
    }

    fn test_wide_concatenation(sim) {
        @case "wide_data::test_wide_concatenation";
    }

    fn test_nested_wide_concatenation(sim) {
        @case "wide_data::test_nested_wide_concatenation";
    }

    fn test_wide_partial_write(sim) {
        @case "wide_data::test_wide_partial_write";
    }

    fn test_wide_cross_boundary_unaligned_write(sim) {
        @case "wide_data::test_wide_cross_boundary_unaligned_write";
    }

    fn test_wide_rmw_preserve_neighboring_bits(sim) {
        @case "wide_data::test_wide_rmw_preserve_neighboring_bits";
    }
}