cc430f5137 0.1.0

Peripheral access API for CC430F5137 microcontroller
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105

#[doc = "Register `UCB0IFG` reader"]
pub type R = crate::R<Ucb0ifgSpec>;
#[doc = "Register `UCB0IFG` writer"]
pub type W = crate::W<Ucb0ifgSpec>;
#[doc = "Field `UCRXIFG` reader - USCI Receive Interrupt Flag"]
pub type UcrxifgR = crate::BitReader;
#[doc = "Field `UCRXIFG` writer - USCI Receive Interrupt Flag"]
pub type UcrxifgW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `UCTXIFG` reader - USCI Transmit Interrupt Flag"]
pub type UctxifgR = crate::BitReader;
#[doc = "Field `UCTXIFG` writer - USCI Transmit Interrupt Flag"]
pub type UctxifgW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `UCSTTIFG` reader - START Condition interrupt Flag"]
pub type UcsttifgR = crate::BitReader;
#[doc = "Field `UCSTTIFG` writer - START Condition interrupt Flag"]
pub type UcsttifgW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `UCSTPIFG` reader - STOP Condition interrupt Flag"]
pub type UcstpifgR = crate::BitReader;
#[doc = "Field `UCSTPIFG` writer - STOP Condition interrupt Flag"]
pub type UcstpifgW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `UCALIFG` reader - Arbitration Lost interrupt Flag"]
pub type UcalifgR = crate::BitReader;
#[doc = "Field `UCALIFG` writer - Arbitration Lost interrupt Flag"]
pub type UcalifgW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `UCNACKIFG` reader - NAK Condition interrupt Flag"]
pub type UcnackifgR = crate::BitReader;
#[doc = "Field `UCNACKIFG` writer - NAK Condition interrupt Flag"]
pub type UcnackifgW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - USCI Receive Interrupt Flag"]
    #[inline(always)]
    pub fn ucrxifg(&self) -> UcrxifgR {
        UcrxifgR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - USCI Transmit Interrupt Flag"]
    #[inline(always)]
    pub fn uctxifg(&self) -> UctxifgR {
        UctxifgR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - START Condition interrupt Flag"]
    #[inline(always)]
    pub fn ucsttifg(&self) -> UcsttifgR {
        UcsttifgR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - STOP Condition interrupt Flag"]
    #[inline(always)]
    pub fn ucstpifg(&self) -> UcstpifgR {
        UcstpifgR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Arbitration Lost interrupt Flag"]
    #[inline(always)]
    pub fn ucalifg(&self) -> UcalifgR {
        UcalifgR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - NAK Condition interrupt Flag"]
    #[inline(always)]
    pub fn ucnackifg(&self) -> UcnackifgR {
        UcnackifgR::new(((self.bits >> 5) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - USCI Receive Interrupt Flag"]
    #[inline(always)]
    pub fn ucrxifg(&mut self) -> UcrxifgW<'_, Ucb0ifgSpec> {
        UcrxifgW::new(self, 0)
    }
    #[doc = "Bit 1 - USCI Transmit Interrupt Flag"]
    #[inline(always)]
    pub fn uctxifg(&mut self) -> UctxifgW<'_, Ucb0ifgSpec> {
        UctxifgW::new(self, 1)
    }
    #[doc = "Bit 2 - START Condition interrupt Flag"]
    #[inline(always)]
    pub fn ucsttifg(&mut self) -> UcsttifgW<'_, Ucb0ifgSpec> {
        UcsttifgW::new(self, 2)
    }
    #[doc = "Bit 3 - STOP Condition interrupt Flag"]
    #[inline(always)]
    pub fn ucstpifg(&mut self) -> UcstpifgW<'_, Ucb0ifgSpec> {
        UcstpifgW::new(self, 3)
    }
    #[doc = "Bit 4 - Arbitration Lost interrupt Flag"]
    #[inline(always)]
    pub fn ucalifg(&mut self) -> UcalifgW<'_, Ucb0ifgSpec> {
        UcalifgW::new(self, 4)
    }
    #[doc = "Bit 5 - NAK Condition interrupt Flag"]
    #[inline(always)]
    pub fn ucnackifg(&mut self) -> UcnackifgW<'_, Ucb0ifgSpec> {
        UcnackifgW::new(self, 5)
    }
}
#[doc = "USCI B0 Interrupt Flags Register\n\nYou can [`read`](crate::Reg::read) this register and get [`ucb0ifg::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ucb0ifg::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Ucb0ifgSpec;
impl crate::RegisterSpec for Ucb0ifgSpec {
    type Ux = u8;
}
#[doc = "`read()` method returns [`ucb0ifg::R`](R) reader structure"]
impl crate::Readable for Ucb0ifgSpec {}
#[doc = "`write(|w| ..)` method takes [`ucb0ifg::W`](W) writer structure"]
impl crate::Writable for Ucb0ifgSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets UCB0IFG to value 0"]
impl crate::Resettable for Ucb0ifgSpec {}