cc2650 0.1.1

Device support for TI CC2650 microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81

#[doc = r" Value read from the register"]
pub struct R {
    bits: u32,
}
impl super::CONFIG_SYNTH_DIV15 {
    #[doc = r" Reads the contents of the register"]
    #[inline]
    pub fn read(&self) -> R {
        R { bits: self.register.get() }
    }
}
#[doc = r" Value of the field"]
pub struct RFC_MDM_DEMIQMC0R {
    bits: u16,
}
impl RFC_MDM_DEMIQMC0R {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u16 {
        self.bits
    }
}
#[doc = r" Value of the field"]
pub struct LDOVCO_TRIM_OUTPUTR {
    bits: u8,
}
impl LDOVCO_TRIM_OUTPUTR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        self.bits
    }
}
#[doc = r" Value of the field"]
pub struct SLDO_TRIM_OUTPUTR {
    bits: u8,
}
impl SLDO_TRIM_OUTPUTR {
    #[doc = r" Value of the field as raw bits"]
    #[inline]
    pub fn bits(&self) -> u8 {
        self.bits
    }
}
impl R {
    #[doc = r" Value of the register as raw bits"]
    #[inline]
    pub fn bits(&self) -> u32 {
        self.bits
    }
    #[doc = "Bits 12:27 - Trim value for RF Core. Value is read by RF Core ROM FW during RF Core initialization."]
    #[inline]
    pub fn rfc_mdm_demiqmc0(&self) -> RFC_MDM_DEMIQMC0R {
        let bits = {
            const MASK: u16 = 65535;
            const OFFSET: u8 = 12;
            ((self.bits >> OFFSET) & MASK as u32) as u16
        };
        RFC_MDM_DEMIQMC0R { bits }
    }
    #[doc = "Bits 6:11 - Internal. Only to be used through TI provided API."]
    #[inline]
    pub fn ldovco_trim_output(&self) -> LDOVCO_TRIM_OUTPUTR {
        let bits = {
            const MASK: u8 = 63;
            const OFFSET: u8 = 6;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        };
        LDOVCO_TRIM_OUTPUTR { bits }
    }
    #[doc = "Bits 0:5 - Internal. Only to be used through TI provided API."]
    #[inline]
    pub fn sldo_trim_output(&self) -> SLDO_TRIM_OUTPUTR {
        let bits = {
            const MASK: u8 = 63;
            const OFFSET: u8 = 0;
            ((self.bits >> OFFSET) & MASK as u32) as u8
        };
        SLDO_TRIM_OUTPUTR { bits }
    }
}