cc13x2 0.2.0

Peripheral Access Crate for CC13x2 MCUs.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

#[doc = "Reader of register LFSR0"]
pub type R = crate::R<u32, super::LFSR0>;
#[doc = "Writer for register LFSR0"]
pub type W = crate::W<u32, super::LFSR0>;
#[doc = "Register LFSR0 `reset()`'s with value 0"]
impl crate::ResetValue for super::LFSR0 {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
#[doc = "Reader of field `LFSR_31_0`"]
pub type LFSR_31_0_R = crate::R<u32, u32>;
#[doc = "Write proxy for field `LFSR_31_0`"]
pub struct LFSR_31_0_W<'a> {
    w: &'a mut W,
}
impl<'a> LFSR_31_0_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u32) -> &'a mut W {
        self.w.bits = (self.w.bits & !0xffff_ffff) | ((value as u32) & 0xffff_ffff);
        self.w
    }
}
impl R {
    #[doc = "Bits 0:31 - 31:0\\]
Bits \\[31:0\\]
of the main entropy accumulation LFSR. Register can only be accessed when CTL.TEST_MODE = 1. Register contents will be cleared to zero before access is enabled."]
    #[inline(always)]
    pub fn lfsr_31_0(&self) -> LFSR_31_0_R {
        LFSR_31_0_R::new((self.bits & 0xffff_ffff) as u32)
    }
}
impl W {
    #[doc = "Bits 0:31 - 31:0\\]
Bits \\[31:0\\]
of the main entropy accumulation LFSR. Register can only be accessed when CTL.TEST_MODE = 1. Register contents will be cleared to zero before access is enabled."]
    #[inline(always)]
    pub fn lfsr_31_0(&mut self) -> LFSR_31_0_W {
        LFSR_31_0_W { w: self }
    }
}