cc13x0_pac 0.10.3

Peripheral Access Crate for TI's cc13x0 microcontroller
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63

#[doc = "Register `FVWLCT` reader"]
pub type R = crate::R<FvwlctSpec>;
#[doc = "Register `FVWLCT` writer"]
pub type W = crate::W<FvwlctSpec>;
#[doc = "Field `VWLCT_P` reader - 4:0\\]
Internal. Only to be used through TI provided API."]
pub type VwlctPR = crate::FieldReader;
#[doc = "Field `VWLCT_P` writer - 4:0\\]
Internal. Only to be used through TI provided API."]
pub type VwlctPW<'a, REG> = crate::FieldWriter<'a, REG, 5>;
#[doc = "Field `RESERVED5` reader - 31:5\\]
Internal. Only to be used through TI provided API."]
pub type Reserved5R = crate::FieldReader<u32>;
#[doc = "Field `RESERVED5` writer - 31:5\\]
Internal. Only to be used through TI provided API."]
pub type Reserved5W<'a, REG> = crate::FieldWriter<'a, REG, 27, u32>;
impl R {
    #[doc = "Bits 0:4 - 4:0\\]
Internal. Only to be used through TI provided API."]
    #[inline(always)]
    pub fn vwlct_p(&self) -> VwlctPR {
        VwlctPR::new((self.bits & 0x1f) as u8)
    }
    #[doc = "Bits 5:31 - 31:5\\]
Internal. Only to be used through TI provided API."]
    #[inline(always)]
    pub fn reserved5(&self) -> Reserved5R {
        Reserved5R::new((self.bits >> 5) & 0x07ff_ffff)
    }
}
impl W {
    #[doc = "Bits 0:4 - 4:0\\]
Internal. Only to be used through TI provided API."]
    #[inline(always)]
    #[must_use]
    pub fn vwlct_p(&mut self) -> VwlctPW<FvwlctSpec> {
        VwlctPW::new(self, 0)
    }
    #[doc = "Bits 5:31 - 31:5\\]
Internal. Only to be used through TI provided API."]
    #[inline(always)]
    #[must_use]
    pub fn reserved5(&mut self) -> Reserved5W<FvwlctSpec> {
        Reserved5W::new(self, 5)
    }
}
#[doc = "Internal. Only to be used through TI provided API.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fvwlct::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fvwlct::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct FvwlctSpec;
impl crate::RegisterSpec for FvwlctSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`fvwlct::R`](R) reader structure"]
impl crate::Readable for FvwlctSpec {}
#[doc = "`write(|w| ..)` method takes [`fvwlct::W`](W) writer structure"]
impl crate::Writable for FvwlctSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets FVWLCT to value 0x08"]
impl crate::Resettable for FvwlctSpec {
    const RESET_VALUE: u32 = 0x08;
}