cc13x0_pac 0.10.3

Peripheral Access Crate for TI's cc13x0 microcontroller
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63

#[doc = "Register `FSM_WR_ENA` reader"]
pub type R = crate::R<FsmWrEnaSpec>;
#[doc = "Register `FSM_WR_ENA` writer"]
pub type W = crate::W<FsmWrEnaSpec>;
#[doc = "Field `WR_ENA` reader - 2:0\\]
Internal. Only to be used through TI provided API."]
pub type WrEnaR = crate::FieldReader;
#[doc = "Field `WR_ENA` writer - 2:0\\]
Internal. Only to be used through TI provided API."]
pub type WrEnaW<'a, REG> = crate::FieldWriter<'a, REG, 3>;
#[doc = "Field `RESERVED3` reader - 31:3\\]
Internal. Only to be used through TI provided API."]
pub type Reserved3R = crate::FieldReader<u32>;
#[doc = "Field `RESERVED3` writer - 31:3\\]
Internal. Only to be used through TI provided API."]
pub type Reserved3W<'a, REG> = crate::FieldWriter<'a, REG, 29, u32>;
impl R {
    #[doc = "Bits 0:2 - 2:0\\]
Internal. Only to be used through TI provided API."]
    #[inline(always)]
    pub fn wr_ena(&self) -> WrEnaR {
        WrEnaR::new((self.bits & 7) as u8)
    }
    #[doc = "Bits 3:31 - 31:3\\]
Internal. Only to be used through TI provided API."]
    #[inline(always)]
    pub fn reserved3(&self) -> Reserved3R {
        Reserved3R::new((self.bits >> 3) & 0x1fff_ffff)
    }
}
impl W {
    #[doc = "Bits 0:2 - 2:0\\]
Internal. Only to be used through TI provided API."]
    #[inline(always)]
    #[must_use]
    pub fn wr_ena(&mut self) -> WrEnaW<FsmWrEnaSpec> {
        WrEnaW::new(self, 0)
    }
    #[doc = "Bits 3:31 - 31:3\\]
Internal. Only to be used through TI provided API."]
    #[inline(always)]
    #[must_use]
    pub fn reserved3(&mut self) -> Reserved3W<FsmWrEnaSpec> {
        Reserved3W::new(self, 3)
    }
}
#[doc = "Internal. Only to be used through TI provided API.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fsm_wr_ena::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fsm_wr_ena::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct FsmWrEnaSpec;
impl crate::RegisterSpec for FsmWrEnaSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`fsm_wr_ena::R`](R) reader structure"]
impl crate::Readable for FsmWrEnaSpec {}
#[doc = "`write(|w| ..)` method takes [`fsm_wr_ena::W`](W) writer structure"]
impl crate::Writable for FsmWrEnaSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets FSM_WR_ENA to value 0x02"]
impl crate::Resettable for FsmWrEnaSpec {
    const RESET_VALUE: u32 = 0x02;
}