calyx 0.7.1

Compiler Infrastructure for Hardware Accelerator Generation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33

import "primitives/core.futil";
import "primitives/binary_operators.futil";
component foo(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    r = std_reg(32);
    ref m = std_reg(32);
  }
  wires {
    group upd_m {
      m.in = 32'd10;
      m.write_en = 1'd1;
      upd_m[done] = m.done;
    }
  }
  control {
    upd_m;
  }
}
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    f = foo();
    k1 = std_reg(32);
    k2 = std_reg(32);
    ref fo = foo();
  }
  wires {}
  control {
    seq {
      invoke f[m = k1]()();
      invoke f[m = k2]()();
    }
  }
}