1 2
[70] %Error: Assertion failed in TOP.main: Multiple assignment to port `r.in'. %Error: Verilog $stop