atsame54p 0.14.2

Peripheral access API for ATSAME54P microcontrollers (generated using svd2rust)
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

#[doc = "Register `SCL` reader"]
pub type R = crate::R<SclSpec>;
#[doc = "Register `SCL` writer"]
pub type W = crate::W<SclSpec>;
#[doc = "Field `SEC` reader - 1588 Timer Second comparison value"]
pub type SecR = crate::FieldReader<u32>;
#[doc = "Field `SEC` writer - 1588 Timer Second comparison value"]
pub type SecW<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
impl R {
    #[doc = "Bits 0:31 - 1588 Timer Second comparison value"]
    #[inline(always)]
    pub fn sec(&self) -> SecR {
        SecR::new(self.bits)
    }
}
impl W {
    #[doc = "Bits 0:31 - 1588 Timer Second comparison value"]
    #[inline(always)]
    #[must_use]
    pub fn sec(&mut self) -> SecW<SclSpec> {
        SecW::new(self, 0)
    }
}
#[doc = "Tsu timer second comparison Register\n\nYou can [`read`](crate::Reg::read) this register and get [`scl::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`scl::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SclSpec;
impl crate::RegisterSpec for SclSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`scl::R`](R) reader structure"]
impl crate::Readable for SclSpec {}
#[doc = "`write(|w| ..)` method takes [`scl::W`](W) writer structure"]
impl crate::Writable for SclSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets SCL to value 0"]
impl crate::Resettable for SclSpec {
    const RESET_VALUE: u32 = 0;
}