atsame54p 0.14.2

Peripheral access API for ATSAME54P microcontrollers (generated using svd2rust)
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130

#[doc = "Register `MAN` reader"]
pub type R = crate::R<ManSpec>;
#[doc = "Register `MAN` writer"]
pub type W = crate::W<ManSpec>;
#[doc = "Field `DATA` reader - PHY Data"]
pub type DataR = crate::FieldReader<u16>;
#[doc = "Field `DATA` writer - PHY Data"]
pub type DataW<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
#[doc = "Field `WTN` reader - Write Ten"]
pub type WtnR = crate::FieldReader;
#[doc = "Field `WTN` writer - Write Ten"]
pub type WtnW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `REGA` reader - Register Address"]
pub type RegaR = crate::FieldReader;
#[doc = "Field `REGA` writer - Register Address"]
pub type RegaW<'a, REG> = crate::FieldWriter<'a, REG, 5>;
#[doc = "Field `PHYA` reader - PHY Address"]
pub type PhyaR = crate::FieldReader;
#[doc = "Field `PHYA` writer - PHY Address"]
pub type PhyaW<'a, REG> = crate::FieldWriter<'a, REG, 5>;
#[doc = "Field `OP` reader - Operation"]
pub type OpR = crate::FieldReader;
#[doc = "Field `OP` writer - Operation"]
pub type OpW<'a, REG> = crate::FieldWriter<'a, REG, 2>;
#[doc = "Field `CLTTO` reader - Clause 22 Operation"]
pub type ClttoR = crate::BitReader;
#[doc = "Field `CLTTO` writer - Clause 22 Operation"]
pub type ClttoW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `WZO` reader - Write ZERO"]
pub type WzoR = crate::BitReader;
#[doc = "Field `WZO` writer - Write ZERO"]
pub type WzoW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bits 0:15 - PHY Data"]
    #[inline(always)]
    pub fn data(&self) -> DataR {
        DataR::new((self.bits & 0xffff) as u16)
    }
    #[doc = "Bits 16:17 - Write Ten"]
    #[inline(always)]
    pub fn wtn(&self) -> WtnR {
        WtnR::new(((self.bits >> 16) & 3) as u8)
    }
    #[doc = "Bits 18:22 - Register Address"]
    #[inline(always)]
    pub fn rega(&self) -> RegaR {
        RegaR::new(((self.bits >> 18) & 0x1f) as u8)
    }
    #[doc = "Bits 23:27 - PHY Address"]
    #[inline(always)]
    pub fn phya(&self) -> PhyaR {
        PhyaR::new(((self.bits >> 23) & 0x1f) as u8)
    }
    #[doc = "Bits 28:29 - Operation"]
    #[inline(always)]
    pub fn op(&self) -> OpR {
        OpR::new(((self.bits >> 28) & 3) as u8)
    }
    #[doc = "Bit 30 - Clause 22 Operation"]
    #[inline(always)]
    pub fn cltto(&self) -> ClttoR {
        ClttoR::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Write ZERO"]
    #[inline(always)]
    pub fn wzo(&self) -> WzoR {
        WzoR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bits 0:15 - PHY Data"]
    #[inline(always)]
    #[must_use]
    pub fn data(&mut self) -> DataW<ManSpec> {
        DataW::new(self, 0)
    }
    #[doc = "Bits 16:17 - Write Ten"]
    #[inline(always)]
    #[must_use]
    pub fn wtn(&mut self) -> WtnW<ManSpec> {
        WtnW::new(self, 16)
    }
    #[doc = "Bits 18:22 - Register Address"]
    #[inline(always)]
    #[must_use]
    pub fn rega(&mut self) -> RegaW<ManSpec> {
        RegaW::new(self, 18)
    }
    #[doc = "Bits 23:27 - PHY Address"]
    #[inline(always)]
    #[must_use]
    pub fn phya(&mut self) -> PhyaW<ManSpec> {
        PhyaW::new(self, 23)
    }
    #[doc = "Bits 28:29 - Operation"]
    #[inline(always)]
    #[must_use]
    pub fn op(&mut self) -> OpW<ManSpec> {
        OpW::new(self, 28)
    }
    #[doc = "Bit 30 - Clause 22 Operation"]
    #[inline(always)]
    #[must_use]
    pub fn cltto(&mut self) -> ClttoW<ManSpec> {
        ClttoW::new(self, 30)
    }
    #[doc = "Bit 31 - Write ZERO"]
    #[inline(always)]
    #[must_use]
    pub fn wzo(&mut self) -> WzoW<ManSpec> {
        WzoW::new(self, 31)
    }
}
#[doc = "PHY Maintenance Register\n\nYou can [`read`](crate::Reg::read) this register and get [`man::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`man::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct ManSpec;
impl crate::RegisterSpec for ManSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`man::R`](R) reader structure"]
impl crate::Readable for ManSpec {}
#[doc = "`write(|w| ..)` method takes [`man::W`](W) writer structure"]
impl crate::Writable for ManSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets MAN to value 0"]
impl crate::Resettable for ManSpec {
    const RESET_VALUE: u32 = 0;
}