atsam3a4c 0.1.0

Peripheral access API for ATSAM3A4C microcontrollers (generated using svd2rust)
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159

#[doc = "Register `EBCIDR` writer"]
pub type W = crate::W<EbcidrSpec>;
#[doc = "Field `BTC0` writer - Buffer Transfer Completed \\[5:0\\]"]
pub type Btc0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BTC1` writer - Buffer Transfer Completed \\[5:0\\]"]
pub type Btc1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BTC2` writer - Buffer Transfer Completed \\[5:0\\]"]
pub type Btc2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BTC3` writer - Buffer Transfer Completed \\[5:0\\]"]
pub type Btc3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BTC4` writer - Buffer Transfer Completed \\[5:0\\]"]
pub type Btc4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `BTC5` writer - Buffer Transfer Completed \\[5:0\\]"]
pub type Btc5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CBTC0` writer - Chained Buffer Transfer Completed \\[5:0\\]"]
pub type Cbtc0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CBTC1` writer - Chained Buffer Transfer Completed \\[5:0\\]"]
pub type Cbtc1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CBTC2` writer - Chained Buffer Transfer Completed \\[5:0\\]"]
pub type Cbtc2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CBTC3` writer - Chained Buffer Transfer Completed \\[5:0\\]"]
pub type Cbtc3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CBTC4` writer - Chained Buffer Transfer Completed \\[5:0\\]"]
pub type Cbtc4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CBTC5` writer - Chained Buffer Transfer Completed \\[5:0\\]"]
pub type Cbtc5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ERR0` writer - Access Error \\[5:0\\]"]
pub type Err0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ERR1` writer - Access Error \\[5:0\\]"]
pub type Err1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ERR2` writer - Access Error \\[5:0\\]"]
pub type Err2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ERR3` writer - Access Error \\[5:0\\]"]
pub type Err3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ERR4` writer - Access Error \\[5:0\\]"]
pub type Err4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ERR5` writer - Access Error \\[5:0\\]"]
pub type Err5W<'a, REG> = crate::BitWriter<'a, REG>;
impl W {
    #[doc = "Bit 0 - Buffer Transfer Completed \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn btc0(&mut self) -> Btc0W<EbcidrSpec> {
        Btc0W::new(self, 0)
    }
    #[doc = "Bit 1 - Buffer Transfer Completed \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn btc1(&mut self) -> Btc1W<EbcidrSpec> {
        Btc1W::new(self, 1)
    }
    #[doc = "Bit 2 - Buffer Transfer Completed \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn btc2(&mut self) -> Btc2W<EbcidrSpec> {
        Btc2W::new(self, 2)
    }
    #[doc = "Bit 3 - Buffer Transfer Completed \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn btc3(&mut self) -> Btc3W<EbcidrSpec> {
        Btc3W::new(self, 3)
    }
    #[doc = "Bit 4 - Buffer Transfer Completed \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn btc4(&mut self) -> Btc4W<EbcidrSpec> {
        Btc4W::new(self, 4)
    }
    #[doc = "Bit 5 - Buffer Transfer Completed \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn btc5(&mut self) -> Btc5W<EbcidrSpec> {
        Btc5W::new(self, 5)
    }
    #[doc = "Bit 8 - Chained Buffer Transfer Completed \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn cbtc0(&mut self) -> Cbtc0W<EbcidrSpec> {
        Cbtc0W::new(self, 8)
    }
    #[doc = "Bit 9 - Chained Buffer Transfer Completed \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn cbtc1(&mut self) -> Cbtc1W<EbcidrSpec> {
        Cbtc1W::new(self, 9)
    }
    #[doc = "Bit 10 - Chained Buffer Transfer Completed \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn cbtc2(&mut self) -> Cbtc2W<EbcidrSpec> {
        Cbtc2W::new(self, 10)
    }
    #[doc = "Bit 11 - Chained Buffer Transfer Completed \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn cbtc3(&mut self) -> Cbtc3W<EbcidrSpec> {
        Cbtc3W::new(self, 11)
    }
    #[doc = "Bit 12 - Chained Buffer Transfer Completed \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn cbtc4(&mut self) -> Cbtc4W<EbcidrSpec> {
        Cbtc4W::new(self, 12)
    }
    #[doc = "Bit 13 - Chained Buffer Transfer Completed \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn cbtc5(&mut self) -> Cbtc5W<EbcidrSpec> {
        Cbtc5W::new(self, 13)
    }
    #[doc = "Bit 16 - Access Error \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn err0(&mut self) -> Err0W<EbcidrSpec> {
        Err0W::new(self, 16)
    }
    #[doc = "Bit 17 - Access Error \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn err1(&mut self) -> Err1W<EbcidrSpec> {
        Err1W::new(self, 17)
    }
    #[doc = "Bit 18 - Access Error \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn err2(&mut self) -> Err2W<EbcidrSpec> {
        Err2W::new(self, 18)
    }
    #[doc = "Bit 19 - Access Error \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn err3(&mut self) -> Err3W<EbcidrSpec> {
        Err3W::new(self, 19)
    }
    #[doc = "Bit 20 - Access Error \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn err4(&mut self) -> Err4W<EbcidrSpec> {
        Err4W::new(self, 20)
    }
    #[doc = "Bit 21 - Access Error \\[5:0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn err5(&mut self) -> Err5W<EbcidrSpec> {
        Err5W::new(self, 21)
    }
}
#[doc = "DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register.\n\nYou can [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ebcidr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct EbcidrSpec;
impl crate::RegisterSpec for EbcidrSpec {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [`ebcidr::W`](W) writer structure"]
impl crate::Writable for EbcidrSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}