ADuCM302x 0.1.0

A Peripheral Access Crate for the Analog Devices ADuCM302x series of MCUs
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160

#[doc = "Reader of register ARBIT0"]
pub type R = crate::R<u32, super::ARBIT0>;
#[doc = "Writer for register ARBIT0"]
pub type W = crate::W<u32, super::ARBIT0>;
#[doc = "Register ARBIT0 `reset()`'s with value 0x0024_0024"]
impl crate::ResetValue for super::ARBIT0 {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0x0024_0024
    }
}
#[doc = "Reader of field `FLSH_DCODE`"]
pub type FLSH_DCODE_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `FLSH_DCODE`"]
pub struct FLSH_DCODE_W<'a> {
    w: &'a mut W,
}
impl<'a> FLSH_DCODE_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x03) | ((value as u32) & 0x03);
        self.w
    }
}
#[doc = "Reader of field `FLSH_SBUS`"]
pub type FLSH_SBUS_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `FLSH_SBUS`"]
pub struct FLSH_SBUS_W<'a> {
    w: &'a mut W,
}
impl<'a> FLSH_SBUS_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 2)) | (((value as u32) & 0x03) << 2);
        self.w
    }
}
#[doc = "Reader of field `FLSH_DMA0`"]
pub type FLSH_DMA0_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `FLSH_DMA0`"]
pub struct FLSH_DMA0_W<'a> {
    w: &'a mut W,
}
impl<'a> FLSH_DMA0_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 4)) | (((value as u32) & 0x03) << 4);
        self.w
    }
}
#[doc = "Reader of field `SRAM0_DCODE`"]
pub type SRAM0_DCODE_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `SRAM0_DCODE`"]
pub struct SRAM0_DCODE_W<'a> {
    w: &'a mut W,
}
impl<'a> SRAM0_DCODE_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 16)) | (((value as u32) & 0x03) << 16);
        self.w
    }
}
#[doc = "Reader of field `SRAM0_SBUS`"]
pub type SRAM0_SBUS_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `SRAM0_SBUS`"]
pub struct SRAM0_SBUS_W<'a> {
    w: &'a mut W,
}
impl<'a> SRAM0_SBUS_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 18)) | (((value as u32) & 0x03) << 18);
        self.w
    }
}
#[doc = "Reader of field `SRAM0_DMA0`"]
pub type SRAM0_DMA0_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `SRAM0_DMA0`"]
pub struct SRAM0_DMA0_W<'a> {
    w: &'a mut W,
}
impl<'a> SRAM0_DMA0_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 20)) | (((value as u32) & 0x03) << 20);
        self.w
    }
}
impl R {
    #[doc = "Bits 0:1 - Flash priority for DCODE"]
    #[inline(always)]
    pub fn flsh_dcode(&self) -> FLSH_DCODE_R {
        FLSH_DCODE_R::new((self.bits & 0x03) as u8)
    }
    #[doc = "Bits 2:3 - Flash priority for SBUS"]
    #[inline(always)]
    pub fn flsh_sbus(&self) -> FLSH_SBUS_R {
        FLSH_SBUS_R::new(((self.bits >> 2) & 0x03) as u8)
    }
    #[doc = "Bits 4:5 - Flash priority for DMA0"]
    #[inline(always)]
    pub fn flsh_dma0(&self) -> FLSH_DMA0_R {
        FLSH_DMA0_R::new(((self.bits >> 4) & 0x03) as u8)
    }
    #[doc = "Bits 16:17 - SRAM0 priority for Dcode"]
    #[inline(always)]
    pub fn sram0_dcode(&self) -> SRAM0_DCODE_R {
        SRAM0_DCODE_R::new(((self.bits >> 16) & 0x03) as u8)
    }
    #[doc = "Bits 18:19 - SRAM0 priority for SBUS"]
    #[inline(always)]
    pub fn sram0_sbus(&self) -> SRAM0_SBUS_R {
        SRAM0_SBUS_R::new(((self.bits >> 18) & 0x03) as u8)
    }
    #[doc = "Bits 20:21 - SRAM0 priority for DMA0"]
    #[inline(always)]
    pub fn sram0_dma0(&self) -> SRAM0_DMA0_R {
        SRAM0_DMA0_R::new(((self.bits >> 20) & 0x03) as u8)
    }
}
impl W {
    #[doc = "Bits 0:1 - Flash priority for DCODE"]
    #[inline(always)]
    pub fn flsh_dcode(&mut self) -> FLSH_DCODE_W {
        FLSH_DCODE_W { w: self }
    }
    #[doc = "Bits 2:3 - Flash priority for SBUS"]
    #[inline(always)]
    pub fn flsh_sbus(&mut self) -> FLSH_SBUS_W {
        FLSH_SBUS_W { w: self }
    }
    #[doc = "Bits 4:5 - Flash priority for DMA0"]
    #[inline(always)]
    pub fn flsh_dma0(&mut self) -> FLSH_DMA0_W {
        FLSH_DMA0_W { w: self }
    }
    #[doc = "Bits 16:17 - SRAM0 priority for Dcode"]
    #[inline(always)]
    pub fn sram0_dcode(&mut self) -> SRAM0_DCODE_W {
        SRAM0_DCODE_W { w: self }
    }
    #[doc = "Bits 18:19 - SRAM0 priority for SBUS"]
    #[inline(always)]
    pub fn sram0_sbus(&mut self) -> SRAM0_SBUS_W {
        SRAM0_SBUS_W { w: self }
    }
    #[doc = "Bits 20:21 - SRAM0 priority for DMA0"]
    #[inline(always)]
    pub fn sram0_dma0(&mut self) -> SRAM0_DMA0_W {
        SRAM0_DMA0_W { w: self }
    }
}