pub type W = W<MmcReceiveInterruptMaskSpec>;
Expand description

Register MMC_RECEIVE_INTERRUPT_MASK writer

Aliased Type§

struct W { /* private fields */ }

Implementations§

source§

impl W

source

pub fn rxgbfrmim(&mut self) -> RxgbfrmimW<'_, MmcReceiveInterruptMaskSpec>

Bit 0 - MMC Receive Good Bad Frame Counter Interrupt Mask

source

pub fn rxgboctim(&mut self) -> RxgboctimW<'_, MmcReceiveInterruptMaskSpec>

Bit 1 - MMC Receive Good Bad Octet Counter Interrupt Mask

source

pub fn rxgoctim(&mut self) -> RxgoctimW<'_, MmcReceiveInterruptMaskSpec>

Bit 2 - MMC Receive Good Octet Counter Interrupt Mask

source

pub fn rxbcgfim(&mut self) -> RxbcgfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 3 - MMC Receive Broadcast Good Frame Counter Interrupt Mask

source

pub fn rxmcgfim(&mut self) -> RxmcgfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 4 - MMC Receive Multicast Good Frame Counter Interrupt Mask

source

pub fn rxcrcerfim(&mut self) -> RxcrcerfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 5 - MMC Receive CRC Error Frame Counter Interrupt Mask

source

pub fn rxalgnerfim(&mut self) -> RxalgnerfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 6 - MMC Receive Alignment Error Frame Counter Interrupt Mask

source

pub fn rxruntfim(&mut self) -> RxruntfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 7 - MMC Receive Runt Frame Counter Interrupt Mask

source

pub fn rxjaberfim(&mut self) -> RxjaberfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 8 - MMC Receive Jabber Error Frame Counter Interrupt Mask

source

pub fn rxusizegfim(&mut self) -> RxusizegfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 9 - MMC Receive Undersize Good Frame Counter Interrupt Mask

source

pub fn rxosizegfim(&mut self) -> RxosizegfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 10 - MMC Receive Oversize Good Frame Counter Interrupt Mask

source

pub fn rx64octgbfim(&mut self) -> Rx64octgbfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 11 - MMC Receive 64 Octet Good Bad Frame Counter Interrupt Mask

source

pub fn rx65t127octgbfim( &mut self ) -> Rx65t127octgbfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 12 - MMC Receive 65 to 127 Octet Good Bad Frame Counter Interrupt Mask

source

pub fn rx128t255octgbfim( &mut self ) -> Rx128t255octgbfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 13 - MMC Receive 128 to 255 Octet Good Bad Frame Counter Interrupt Mask

source

pub fn rx256t511octgbfim( &mut self ) -> Rx256t511octgbfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 14 - MMC Receive 256 to 511 Octet Good Bad Frame Counter Interrupt Mask

source

pub fn rx512t1023octgbfim( &mut self ) -> Rx512t1023octgbfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 15 - MMC Receive 512 to 1023 Octet Good Bad Frame Counter Interrupt Mask

source

pub fn rx1024tmaxoctgbfim( &mut self ) -> Rx1024tmaxoctgbfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 16 - MMC Receive 1024 to Maximum Octet Good Bad Frame Counter Interrupt Mask

source

pub fn rxucgfim(&mut self) -> RxucgfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 17 - MMC Receive Unicast Good Frame Counter Interrupt Mask

source

pub fn rxlenerfim(&mut self) -> RxlenerfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 18 - MMC Receive Length Error Frame Counter Interrupt Mask

source

pub fn rxorangefim(&mut self) -> RxorangefimW<'_, MmcReceiveInterruptMaskSpec>

Bit 19 - MMC Receive Out Of Range Error Frame Counter Interrupt Mask

source

pub fn rxpausfim(&mut self) -> RxpausfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 20 - MMC Receive Pause Frame Counter Interrupt Mask

source

pub fn rxfovfim(&mut self) -> RxfovfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 21 - MMC Receive FIFO Overflow Frame Counter Interrupt Mask

source

pub fn rxvlangbfim(&mut self) -> RxvlangbfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 22 - MMC Receive VLAN Good Bad Frame Counter Interrupt Mask

source

pub fn rxwdogfim(&mut self) -> RxwdogfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 23 - MMC Receive Watchdog Error Frame Counter Interrupt Mask

source

pub fn rxrcverrfim(&mut self) -> RxrcverrfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 24 - MMC Receive Error Frame Counter Interrupt Mask

source

pub fn rxctrlfim(&mut self) -> RxctrlfimW<'_, MmcReceiveInterruptMaskSpec>

Bit 25 - MMC Receive Control Frame Counter Interrupt Mask