Struct RegisterBlock

Source

pub struct RegisterBlock { /* private fields */ }

Expand description

Register block

Implementations§

Source §

impl RegisterBlock

Source

pub const fn spi_er(&self) -> &SpiEr

0x00 - SPI enable register

Source

pub const fn spi_ctra(&self) -> &SpiCtra

0x04 - SPI control register 0

Source

pub const fn spi_ctrb(&self) -> &SpiCtrb

0x08 - SPI control register 1 (master only)

Source

pub const fn spi_enhctl(&self) -> &SpiEnhctl

0x0c - Enhanced control register (Dual/Quad/Octal)

Source

pub const fn spi_mcr(&self) -> &SpiMcr

0x10 - Microwire control register

Source

pub const fn spi_brs(&self) -> &SpiBrs

0x14 - Baud rate select register

Source

pub const fn spi_dcr(&self) -> &SpiDcr

0x18 - DMA control register

Source

pub const fn spi_drdl(&self) -> &SpiDrdl

0x1c - DMA RX data level

Source

pub const fn spi_dtdl(&self) -> &SpiDtdl

0x20 - DMA TX data level

Source

pub const fn spi_rsdr(&self) -> &SpiRsdr

0x24 - RX sample delay register

Source

pub const fn spi_tder(&self) -> &SpiTder

0x28 - Transmit drive edge register

Source

pub const fn spi_drnm(&self, n: usize) -> &SpiDrnm

0x2c..0xbc - Data register window (FIFO read/write)

Source

pub fn spi_drnm_iter(&self) -> impl Iterator<Item = &SpiDrnm>

Iterator for array of: 0x2c..0xbc - Data register window (FIFO read/write)

Source

pub const fn spi_rainsr(&self) -> &SpiRainsr

0xbc - Raw interrupt status register

Source

pub const fn spi_insr(&self) -> &SpiInsr

0xc0 - Interrupt status register (masked)

Source

pub const fn spi_inmar(&self) -> &SpiInmar

0xc4 - Interrupt mask register

Source

pub const fn spi_slenr(&self) -> &SpiSlenr

0xc8 - Slave enable register (master only)

Source

pub const fn spi_twlr(&self) -> &SpiTwlr

0xcc - TX FIFO threshold level

Source

pub const fn spi_tlr(&self) -> &SpiTlr

0xd0 - TX FIFO level register

Source

pub const fn spi_tfoficr(&self) -> &SpiTfoficr

0xd4 - TX FIFO overflow interrupt clear-on-read register

Source

pub const fn spi_rwlr(&self) -> &SpiRwlr

0xd8 - RX FIFO threshold level

Source

pub const fn spi_rlr(&self) -> &SpiRlr

0xdc - RX FIFO level register

Source

pub const fn spi_rfficr(&self) -> &SpiRfficr

0xe0 - RX FIFO underflow interrupt clear-on-read register

Source

pub const fn spi_wsr(&self) -> &SpiWsr

0xe4 - Status register. Bit layout matches the HiSilicon SSI v151 silicon (vendor hal_spi_v151_regs_def.h spi_wsr_data), NOT the textbook DesignWare SR: the FIFO/busy flags are spread out, not packed in bits 0..6. Verified on WS63 silicon 2026-06-14 (idle reads 0x1800 = TXFNF | TXFE).

Source