Struct stm32h7xx_hal::device::ramecc1::RegisterBlock[][src]

#[repr(C)]pub struct RegisterBlock {
    pub ier: Reg<u32, _IER>,
    pub m1cr: Reg<u32, _M1CR>,
    pub m1sr: Reg<u32, _M1SR>,
    pub m1far: Reg<u32, _M1FAR>,
    pub m1fdrl: Reg<u32, _M1FDRL>,
    pub m1fdrh: Reg<u32, _M1FDRH>,
    pub m1fecr: Reg<u32, _M1FECR>,
    pub m2cr: Reg<u32, _M2CR>,
    pub m2sr: Reg<u32, _M2SR>,
    pub m2far: Reg<u32, _M2FAR>,
    pub m2fdrl: Reg<u32, _M2FDRL>,
    pub m2fdrh: Reg<u32, _M2FDRH>,
    pub m2fecr: Reg<u32, _M2FECR>,
    pub m3cr: Reg<u32, _M3CR>,
    pub m3sr: Reg<u32, _M3SR>,
    pub m3far: Reg<u32, _M3FAR>,
    pub m3fdrl: Reg<u32, _M3FDRL>,
    pub m3fdrh: Reg<u32, _M3FDRH>,
    pub m3fecr: Reg<u32, _M3FECR>,
    pub m4cr: Reg<u32, _M4CR>,
    pub m4sr: Reg<u32, _M4SR>,
    pub m4far: Reg<u32, _M4FAR>,
    pub m4fdrl: Reg<u32, _M4FDRL>,
    pub m4fdrh: Reg<u32, _M4FDRH>,
    pub m4fecr: Reg<u32, _M4FECR>,
    pub m5cr: Reg<u32, _M5CR>,
    pub m5sr: Reg<u32, _M5SR>,
    pub m5far: Reg<u32, _M5FAR>,
    pub m5fdrl: Reg<u32, _M5FDRL>,
    pub m5fdrh: Reg<u32, _M5FDRH>,
    pub m5fecr: Reg<u32, _M5FECR>,
    // some fields omitted
}

Register block

Fields

ier: Reg<u32, _IER>

0x00 - RAMECC interrupt enable register

m1cr: Reg<u32, _M1CR>

0x20 - RAMECC monitor 1 configuration register

m1sr: Reg<u32, _M1SR>

0x24 - RAMECC monitor 1 status register

m1far: Reg<u32, _M1FAR>

0x28 - RAMECC monitor 1 failing address register

m1fdrl: Reg<u32, _M1FDRL>

0x2c - RAMECC monitor 1 failing data low register

m1fdrh: Reg<u32, _M1FDRH>

0x30 - RAMECC monitor 1 failing data high register

m1fecr: Reg<u32, _M1FECR>

0x34 - RAMECC monitor 1 failing error code register

m2cr: Reg<u32, _M2CR>

0x40 - RAMECC monitor 2 configuration register

m2sr: Reg<u32, _M2SR>

0x44 - RAMECC monitor 2 status register

m2far: Reg<u32, _M2FAR>

0x48 - RAMECC monitor 2 failing address register

m2fdrl: Reg<u32, _M2FDRL>

0x4c - RAMECC monitor 2 failing data low register

m2fdrh: Reg<u32, _M2FDRH>

0x50 - RAMECC monitor 2 failing data high register

m2fecr: Reg<u32, _M2FECR>

0x54 - RAMECC monitor 2 failing error code register

m3cr: Reg<u32, _M3CR>

0x60 - RAMECC monitor 3 configuration register

m3sr: Reg<u32, _M3SR>

0x64 - RAMECC monitor 3 status register

m3far: Reg<u32, _M3FAR>

0x68 - RAMECC monitor 3 failing address register

m3fdrl: Reg<u32, _M3FDRL>

0x6c - RAMECC monitor 3 failing data low register

m3fdrh: Reg<u32, _M3FDRH>

0x70 - RAMECC monitor 3 failing data high register

m3fecr: Reg<u32, _M3FECR>

0x74 - RAMECC monitor 3 failing error code register

m4cr: Reg<u32, _M4CR>

0x80 - RAMECC monitor 4 configuration register

m4sr: Reg<u32, _M4SR>

0x84 - RAMECC monitor 4 status register

m4far: Reg<u32, _M4FAR>

0x88 - RAMECC monitor 4 failing address register

m4fdrl: Reg<u32, _M4FDRL>

0x8c - RAMECC monitor 4 failing data low register

m4fdrh: Reg<u32, _M4FDRH>

0x90 - RAMECC monitor 4 failing data high register

m4fecr: Reg<u32, _M4FECR>

0x94 - RAMECC monitor 4 failing error code register

m5cr: Reg<u32, _M5CR>

0xa0 - RAMECC monitor 5 configuration register

m5sr: Reg<u32, _M5SR>

0xa4 - RAMECC monitor 5 status register

m5far: Reg<u32, _M5FAR>

0xa8 - RAMECC monitor 5 failing address register

m5fdrl: Reg<u32, _M5FDRL>

0xac - RAMECC monitor 5 failing data low register

m5fdrh: Reg<u32, _M5FDRH>

0xb0 - RAMECC monitor 5 failing data high register

m5fecr: Reg<u32, _M5FECR>

0xb4 - RAMECC monitor 5 failing error code register

Auto Trait Implementations

Blanket Implementations

impl<T> Any for T where
    T: 'static + ?Sized
[src]

impl<T> Borrow<T> for T where
    T: ?Sized
[src]

impl<T> BorrowMut<T> for T where
    T: ?Sized
[src]

impl<T> From<T> for T[src]

impl<T, U> Into<U> for T where
    U: From<T>, 
[src]

impl<T> Same<T> for T

type Output = T

Should always be Self

impl<T, U> TryFrom<U> for T where
    U: Into<T>, 
[src]

type Error = Infallible

The type returned in the event of a conversion error.

impl<T, U> TryInto<U> for T where
    U: TryFrom<T>, 
[src]

type Error = <U as TryFrom<T>>::Error

The type returned in the event of a conversion error.