Struct stm32g4::stm32g484::dma1::RegisterBlock [−][src]
Register block
Fields
isr: ISR
0x00 - interrupt status register
ifcr: IFCR
0x04 - DMA interrupt flag clear register
ccr1: CCR1
0x08 - DMA channel 1 configuration register
cndtr1: CNDTR1
0x0c - channel x number of data to transfer register
cpar1: CPAR1
0x10 - DMA channel x peripheral address register
cmar1: CMAR1
0x14 - DMA channel x memory address register
ccr2: CCR2
0x1c - DMA channel 2 configuration register
cndtr2: CNDTR2
0x20 - channel x number of data to transfer register
cpar2: CPAR2
0x24 - DMA channel x peripheral address register
cmar2: CMAR2
0x28 - DMA channel x memory address register
ccr3: CCR3
0x30 - DMA channel 3 configuration register
cndtr3: CNDTR3
0x34 - channel x number of data to transfer register
cpar3: CPAR3
0x38 - DMA channel x peripheral address register
cmar3: CMAR3
0x3c - DMA channel x memory address register
ccr4: CCR4
0x44 - DMA channel 3 configuration register
cndtr4: CNDTR4
0x48 - channel x number of data to transfer register
cpar4: CPAR4
0x4c - DMA channel x peripheral address register
cmar4: CMAR4
0x50 - DMA channel x memory address register
ccr5: CCR5
0x58 - DMA channel 4 configuration register
cndtr5: CNDTR5
0x5c - channel x number of data to transfer register
cpar5: CPAR5
0x60 - DMA channel x peripheral address register
cmar5: CMAR5
0x64 - DMA channel x memory address register
ccr6: CCR6
0x6c - DMA channel 5 configuration register
cndtr6: CNDTR6
0x70 - channel x number of data to transfer register
cpar6: CPAR6
0x74 - DMA channel x peripheral address register
cmar6: CMAR6
0x78 - DMA channel x memory address register
ccr7: CCR7
0x80 - DMA channel 6 configuration register
cndtr7: CNDTR7
0x84 - channel x number of data to transfer register
cpar7: CPAR7
0x88 - DMA channel x peripheral address register
cmar7: CMAR7
0x8c - DMA channel x memory address register
ccr8: CCR8
0x94 - DMA channel 7 configuration register
cndtr8: CNDTR8
0x98 - channel x number of data to transfer register
cpar8: CPAR8
0x9c - DMA channel x peripheral address register
cmar8: CMAR8
0xa0 - DMA channel x memory address register
Auto Trait Implementations
Blanket Implementations
impl<T> Any for T where
T: 'static + ?Sized,
[src]
T: 'static + ?Sized,
impl<T> Borrow<T> for T where
T: ?Sized,
[src]
T: ?Sized,
impl<T> BorrowMut<T> for T where
T: ?Sized,
[src]
T: ?Sized,
pub fn borrow_mut(&mut self) -> &mut T
[src]
impl<T> From<T> for T
[src]
impl<T, U> Into<U> for T where
U: From<T>,
[src]
U: From<T>,
impl<T, U> TryFrom<U> for T where
U: Into<T>,
[src]
U: Into<T>,
type Error = Infallible
The type returned in the event of a conversion error.
pub fn try_from(value: U) -> Result<T, <T as TryFrom<U>>::Error>
[src]
impl<T, U> TryInto<U> for T where
U: TryFrom<T>,
[src]
U: TryFrom<T>,