Type Definition stm32g4::stm32g441::fdcan::ie::W [−][src]
type W = W<u32, IE>;
Writer for register IE
Implementations
impl W
[src]
pub fn rf0ne(&mut self) -> RF0NE_W<'_>
[src]
Bit 0 - Rx FIFO 0 new message enable
pub fn rf0fe(&mut self) -> RF0FE_W<'_>
[src]
Bit 1 - Rx FIFO 0 full enable
pub fn rf0le(&mut self) -> RF0LE_W<'_>
[src]
Bit 2 - Rx FIFO 0 message lost enable
pub fn rf1ne(&mut self) -> RF1NE_W<'_>
[src]
Bit 3 - Rx FIFO 1 new message enable
pub fn rf1fe(&mut self) -> RF1FE_W<'_>
[src]
Bit 4 - Rx FIFO 1 full enable
pub fn rf1le(&mut self) -> RF1LE_W<'_>
[src]
Bit 5 - Rx FIFO 1 message lost enable
pub fn hpme(&mut self) -> HPME_W<'_>
[src]
Bit 6 - High-priority message enable
pub fn tce(&mut self) -> TCE_W<'_>
[src]
Bit 7 - Transmission completed enable
pub fn tcfe(&mut self) -> TCFE_W<'_>
[src]
Bit 8 - Transmission cancellation finished enable
pub fn tfee(&mut self) -> TFEE_W<'_>
[src]
Bit 9 - Tx FIFO empty enable
pub fn tefne(&mut self) -> TEFNE_W<'_>
[src]
Bit 10 - Tx even FIFO new entry enable
pub fn teffe(&mut self) -> TEFFE_W<'_>
[src]
Bit 11 - Tx event FIFO full enable
pub fn tefle(&mut self) -> TEFLE_W<'_>
[src]
Bit 12 - Tx event FIFO element lost enable
pub fn tswe(&mut self) -> TSWE_W<'_>
[src]
Bit 13 - Timestamp wraparound enable
pub fn mrafe(&mut self) -> MRAFE_W<'_>
[src]
Bit 14 - Message RAM access failure enable
pub fn tooe(&mut self) -> TOOE_W<'_>
[src]
Bit 15 - Timeout occurred enable
pub fn eloe(&mut self) -> ELOE_W<'_>
[src]
Bit 16 - Error logging overflow enable
pub fn epe(&mut self) -> EPE_W<'_>
[src]
Bit 17 - Error passive enable
pub fn ewe(&mut self) -> EWE_W<'_>
[src]
Bit 18 - Warning status enable
pub fn boe(&mut self) -> BOE_W<'_>
[src]
Bit 19 - Bus_off status enable
pub fn wdie(&mut self) -> WDIE_W<'_>
[src]
Bit 20 - Watchdog interrupt enable
pub fn peae(&mut self) -> PEAE_W<'_>
[src]
Bit 21 - Protocol error in arbitration phase enable
pub fn pede(&mut self) -> PEDE_W<'_>
[src]
Bit 22 - Protocol error in data phase enable
pub fn arae(&mut self) -> ARAE_W<'_>
[src]
Bit 23 - Access to reserved address enable