Type Alias CPOL_W

pub type CPOL_W<'a, REG> = BitWriter<'a, REG, CPOL>;

Field CPOL writer - Clock polarity This bit enables the user to select the polarity of the clock output on the SCLK pin in synchronous mode. It works in conjunction with the CPHA bit to produce the desired clock/data relationship This bit can only be written when the USART is disabled (UE=0). Note: If synchronous mode is not supported, this bit is reserved and must be kept at reset value. Refer to .

Aliased Type

struct CPOL_W<'a, REG> { /* private fields */ }

Implementations

impl<'a, REG> CPOL_W<'a, REG>

where REG: Writable + RegisterSpec,

pub fn low(self) -> &'a mut W<REG>

Steady low value on CK pin outside transmission window

pub fn high(self) -> &'a mut W<REG>

Steady high value on CK pin outside transmission window