pub struct W(_);
Expand description
Register CCMR1_Output
writer
Implementations
sourceimpl W
impl W
sourcepub fn cc1s(&mut self) -> CC1S_W<'_, 0>
pub fn cc1s(&mut self) -> CC1S_W<'_, 0>
Bits 0:1 - Capture/Compare 1 selection This bit-field defines the direction of the channel (input/output) as well as the used input. Others: Reserved Note: CC1S bits are writable only when the channel is OFF (CC1E = ’0â in TIMx_CCER).
sourcepub fn oc1fe(&mut self) -> OC1FE_W<'_, 2>
pub fn oc1fe(&mut self) -> OC1FE_W<'_, 2>
Bit 2 - Output Compare 1 fast enable This bit decreases the latency between a trigger event and a transition on the timer output. It must be used in one-pulse mode (OPM bit set in TIMx_CR1 register), to have the output pulse starting as soon as possible after the starting trigger.
sourcepub fn oc1pe(&mut self) -> OC1PE_W<'_, 3>
pub fn oc1pe(&mut self) -> OC1PE_W<'_, 3>
Bit 3 - Output Compare 1 preload enable Note: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S=â00â (the channel is configured in output). The PWM mode can be used without validating the preload register only in one pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed.
sourcepub fn oc1m(&mut self) -> OC1M_W<'_, 4>
pub fn oc1m(&mut self) -> OC1M_W<'_, 4>
Bits 4:6 - Output Compare 1 mode These bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits. All other values: Reserved Note: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S=â00â (the channel is configured in output). In PWM mode 1 or 2, the OCREF level changes only when the result of the comparison changes or when the output compare mode switches from âfrozenâ mode to âPWMâ mode. The OC1M[3] bit is not contiguous, located in bit 16.
sourcepub fn oc1m_3(&mut self) -> OC1M_3_W<'_, 16>
pub fn oc1m_3(&mut self) -> OC1M_3_W<'_, 16>
Bit 16 - Output Compare 1 mode These bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits. All other values: Reserved Note: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S=â00â (the channel is configured in output). In PWM mode 1 or 2, the OCREF level changes only when the result of the comparison changes or when the output compare mode switches from âfrozenâ mode to âPWMâ mode. The OC1M[3] bit is not contiguous, located in bit 16.
Methods from Deref<Target = W<CCMR1_OUTPUT_SPEC>>
Trait Implementations
sourceimpl From<W<CCMR1_OUTPUT_SPEC>> for W
impl From<W<CCMR1_OUTPUT_SPEC>> for W
sourcefn from(writer: W<CCMR1_OUTPUT_SPEC>) -> Self
fn from(writer: W<CCMR1_OUTPUT_SPEC>) -> Self
Converts to this type from the input type.
Auto Trait Implementations
Blanket Implementations
sourceimpl<T> BorrowMut<T> for T where
T: ?Sized,
impl<T> BorrowMut<T> for T where
T: ?Sized,
const: unstable · sourcefn borrow_mut(&mut self) -> &mut T
fn borrow_mut(&mut self) -> &mut T
Mutably borrows from an owned value. Read more