Struct stm32f407g_disc::dma::Stream7 [−][src]
pub struct Stream7<DMA> { /* fields omitted */ }
Stream 7 on the DMA controller.
Trait Implementations
impl DMASet<Stream7<DMA1>, Channel0, MemoryToPeripheral> for SPI3
[src]
impl DMASet<Stream7<DMA1>, Channel1, MemoryToPeripheral> for I2C1
[src]
impl DMASet<Stream7<DMA1>, Channel2, MemoryToPeripheral> for CCR3<TIM4>
[src]
impl DMASet<Stream7<DMA1>, Channel2, PeripheralToMemory> for CCR3<TIM4>
[src]
impl DMASet<Stream7<DMA1>, Channel3, MemoryToPeripheral> for CCR4<TIM2>
[src]
impl DMASet<Stream7<DMA1>, Channel3, MemoryToPeripheral> for DMAR<TIM2>
[src]
impl DMASet<Stream7<DMA1>, Channel3, PeripheralToMemory> for CCR4<TIM2>
[src]
impl DMASet<Stream7<DMA1>, Channel3, PeripheralToMemory> for DMAR<TIM2>
[src]
impl DMASet<Stream7<DMA1>, Channel4, MemoryToPeripheral> for UART5
[src]
impl DMASet<Stream7<DMA1>, Channel5, MemoryToPeripheral> for CCR3<TIM3>
[src]
impl DMASet<Stream7<DMA1>, Channel5, PeripheralToMemory> for CCR3<TIM3>
[src]
impl DMASet<Stream7<DMA1>, Channel7, MemoryToPeripheral> for I2C2
[src]
impl DMASet<Stream7<DMA2>, Channel0, MemoryToMemory<u16>> for MemoryToMemory<u16>
[src]
impl DMASet<Stream7<DMA2>, Channel0, MemoryToMemory<u32>> for MemoryToMemory<u32>
[src]
impl DMASet<Stream7<DMA2>, Channel0, MemoryToMemory<u8>> for MemoryToMemory<u8>
[src]
impl DMASet<Stream7<DMA2>, Channel1, PeripheralToMemory> for DCMI
[src]
impl DMASet<Stream7<DMA2>, Channel2, MemoryToPeripheral> for HASH
[src]
impl DMASet<Stream7<DMA2>, Channel4, MemoryToPeripheral> for USART1
[src]
impl DMASet<Stream7<DMA2>, Channel4, MemoryToPeripheral> for Tx<USART1>
[src]
impl DMASet<Stream7<DMA2>, Channel5, MemoryToPeripheral> for Tx<USART6>
[src]
impl DMASet<Stream7<DMA2>, Channel5, MemoryToPeripheral> for USART6
[src]
impl DMASet<Stream7<DMA2>, Channel7, MemoryToPeripheral> for DMAR<TIM8>
[src]
impl DMASet<Stream7<DMA2>, Channel7, MemoryToPeripheral> for CCR4<TIM8>
[src]
impl DMASet<Stream7<DMA2>, Channel7, PeripheralToMemory> for CCR4<TIM8>
[src]
impl DMASet<Stream7<DMA2>, Channel7, PeripheralToMemory> for DMAR<TIM8>
[src]
impl<I> Stream for Stream7<I> where
I: Instance,
[src]
I: Instance,
pub const NUMBER: usize
[src]
pub fn clear_interrupts(&mut self)
[src]
pub fn clear_transfer_complete_interrupt(&mut self)
[src]
pub fn clear_half_transfer_interrupt(&mut self)
[src]
pub fn clear_transfer_error_interrupt(&mut self)
[src]
pub fn clear_direct_mode_error_interrupt(&mut self)
[src]
pub fn clear_fifo_error_interrupt(&mut self)
[src]
pub fn get_transfer_complete_flag() -> bool
[src]
pub fn get_half_transfer_flag() -> bool
[src]
pub fn set_peripheral_address(&mut self, value: u32)
[src]
pub fn set_memory_address(&mut self, value: u32)
[src]
pub fn get_memory_address(&self) -> u32
[src]
pub fn set_memory_double_buffer_address(&mut self, value: u32)
[src]
pub fn get_memory_double_buffer_address(&self) -> u32
[src]
pub fn set_number_of_transfers(&mut self, value: u16)
[src]
pub fn get_number_of_transfers() -> u16
[src]
pub unsafe fn enable(&mut self)
[src]
pub fn is_enabled() -> bool
[src]
pub fn disable(&mut self)
[src]
pub fn set_channel<C>(&mut self, channel: C) where
C: Channel,
[src]
C: Channel,
pub fn set_priority(&mut self, priority: Priority)
[src]
pub unsafe fn set_memory_size(&mut self, size: u8)
[src]
pub unsafe fn set_peripheral_size(&mut self, size: u8)
[src]
pub fn set_memory_increment(&mut self, increment: bool)
[src]
pub fn set_peripheral_increment(&mut self, increment: bool)
[src]
pub fn set_direction<D>(&mut self, direction: D) where
D: Direction,
[src]
D: Direction,
pub fn set_interrupts_enable(
&mut self,
transfer_complete: bool,
half_transfer: bool,
transfer_error: bool,
direct_mode_error: bool
)
[src]
&mut self,
transfer_complete: bool,
half_transfer: bool,
transfer_error: bool,
direct_mode_error: bool
)
pub fn get_interrupts_enable() -> (bool, bool, bool, bool)
[src]
pub fn set_transfer_complete_interrupt_enable(
&mut self,
transfer_complete_interrupt: bool
)
[src]
&mut self,
transfer_complete_interrupt: bool
)
pub fn set_half_transfer_interrupt_enable(
&mut self,
half_transfer_interrupt: bool
)
[src]
&mut self,
half_transfer_interrupt: bool
)
pub fn set_transfer_error_interrupt_enable(
&mut self,
transfer_error_interrupt: bool
)
[src]
&mut self,
transfer_error_interrupt: bool
)
pub fn set_direct_mode_error_interrupt_enable(
&mut self,
direct_mode_error_interrupt: bool
)
[src]
&mut self,
direct_mode_error_interrupt: bool
)
pub fn set_fifo_error_interrupt_enable(&mut self, fifo_error_interrupt: bool)
[src]
pub fn set_double_buffer(&mut self, double_buffer: bool)
[src]
pub fn set_fifo_threshold(&mut self, fifo_threshold: FifoThreshold)
[src]
pub fn set_fifo_enable(&mut self, fifo_enable: bool)
[src]
pub fn set_memory_burst(&mut self, memory_burst: BurstMode)
[src]
pub fn set_peripheral_burst(&mut self, peripheral_burst: BurstMode)
[src]
pub fn fifo_level() -> FifoLevel
[src]
pub fn current_buffer() -> CurrentBuffer
[src]
Auto Trait Implementations
impl<DMA> Send for Stream7<DMA> where
DMA: Send,
DMA: Send,
impl<DMA> Sync for Stream7<DMA> where
DMA: Sync,
DMA: Sync,
impl<DMA> Unpin for Stream7<DMA> where
DMA: Unpin,
DMA: Unpin,
Blanket Implementations
impl<T> Any for T where
T: 'static + ?Sized,
[src]
T: 'static + ?Sized,
impl<T> Borrow<T> for T where
T: ?Sized,
[src]
T: ?Sized,
impl<T> BorrowMut<T> for T where
T: ?Sized,
[src]
T: ?Sized,
pub fn borrow_mut(&mut self) -> &mut T
[src]
impl<T> From<T> for T
[src]
impl<T, U> Into<U> for T where
U: From<T>,
[src]
U: From<T>,
impl<T> Same<T> for T
type Output = T
Should always be Self
impl<T, U> TryFrom<U> for T where
U: Into<T>,
[src]
U: Into<T>,
type Error = Infallible
The type returned in the event of a conversion error.
pub fn try_from(value: U) -> Result<T, <T as TryFrom<U>>::Error>
[src]
impl<T, U> TryInto<U> for T where
U: TryFrom<T>,
[src]
U: TryFrom<T>,