[−][src]Type Definition stm32f4::stm32f469::rcc::pllcfgr::W
type W = W<u32, PLLCFGR>;
Writer for register PLLCFGR
Implementations
impl W
[src]
pub fn pllsrc(&mut self) -> PLLSRC_W<'_>
[src]
Bit 22 - Main PLL(PLL) and audio PLL (PLLI2S) entry clock source
pub fn pllr(&mut self) -> PLLR_W<'_>
[src]
Bits 28:30 - Main PLL division factor for DSI clock
pub fn pllm(&mut self) -> PLLM_W<'_>
[src]
Bits 0:5 - Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock
pub fn plln(&mut self) -> PLLN_W<'_>
[src]
Bits 6:14 - Main PLL (PLL) multiplication factor for VCO
pub fn pllp(&mut self) -> PLLP_W<'_>
[src]
Bits 16:17 - Main PLL (PLL) division factor for main system clock
pub fn pllq(&mut self) -> PLLQ_W<'_>
[src]
Bits 24:27 - Main PLL (PLL) division factor for USB OTG FS, SDIO and random number generator clocks