[−][src]Type Definition stm32f4::stm32f413::fsmc::bcr1::W
type W = W<u32, BCR1>;
Writer for register BCR1
Implementations
impl W
[src]
pub fn cpsize(&mut self) -> CPSIZE_W<'_>
[src]
Bits 16:18 - CRAM page size
pub fn asyncwait(&mut self) -> ASYNCWAIT_W<'_>
[src]
Bit 15 - Wait signal during asynchronous transfers
pub fn extmod(&mut self) -> EXTMOD_W<'_>
[src]
Bit 14 - Extended mode enable
pub fn waiten(&mut self) -> WAITEN_W<'_>
[src]
Bit 13 - Wait enable bit
pub fn wren(&mut self) -> WREN_W<'_>
[src]
Bit 12 - Write enable bitWREN
pub fn waitcfg(&mut self) -> WAITCFG_W<'_>
[src]
Bit 11 - Wait timing configuration
pub fn waitpol(&mut self) -> WAITPOL_W<'_>
[src]
Bit 9 - Wait signal polarity bit
pub fn bursten(&mut self) -> BURSTEN_W<'_>
[src]
Bit 8 - Burst enable bit
pub fn faccen(&mut self) -> FACCEN_W<'_>
[src]
Bit 6 - Flash access enable
pub fn mwid(&mut self) -> MWID_W<'_>
[src]
Bits 4:5 - Memory data bus width
pub fn mtyp(&mut self) -> MTYP_W<'_>
[src]
Bits 2:3 - Memory type
pub fn muxen(&mut self) -> MUXEN_W<'_>
[src]
Bit 1 - Memory bank enable bit
pub fn mbken(&mut self) -> MBKEN_W<'_>
[src]
Bit 0 - Memory bank enable bit
pub fn cburstrw(&mut self) -> CBURSTRW_W<'_>
[src]
Bit 19 - Write burst enable
pub fn cclken(&mut self) -> CCLKEN_W<'_>
[src]
Bit 20 - Continuous Clock Enable
pub fn wfdis(&mut self) -> WFDIS_W<'_>
[src]
Bit 21 - Write FIFO Disable