Struct stm32_hal2::pac::i2c1::cr1::R

source ·

pub struct R(_);

Expand description

Register CR1 reader

Implementations§

source §

impl R

source

pub fn pe(&self) -> BitReaderRaw<PE_A>

Bit 0 - Peripheral enable Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles.

source

pub fn txie(&self) -> BitReaderRaw<TXIE_A>

Bit 1 - TX Interrupt enable

source

pub fn rxie(&self) -> BitReaderRaw<RXIE_A>

Bit 2 - RX Interrupt enable

source

pub fn addrie(&self) -> BitReaderRaw<ADDRIE_A>

Bit 3 - Address match Interrupt enable (slave only)

source

pub fn nackie(&self) -> BitReaderRaw<NACKIE_A>

Bit 4 - Not acknowledge received Interrupt enable

source

pub fn stopie(&self) -> BitReaderRaw<STOPIE_A>

Bit 5 - STOP detection Interrupt enable

source

pub fn tcie(&self) -> BitReaderRaw<TCIE_A>

Bit 6 - Transfer Complete interrupt enable Note: Any of these events will generate an interrupt: Transfer Complete (TC) Transfer Complete Reload (TCR)

source

pub fn errie(&self) -> BitReaderRaw<ERRIE_A>

Bit 7 - Error interrupts enable Note: Any of these errors generate an interrupt: Arbitration Loss (ARLO) Bus Error detection (BERR) Overrun/Underrun (OVR) Timeout detection (TIMEOUT) PEC error detection (PECERR) Alert pin event detection (ALERT)

source

pub fn dnf(&self) -> FieldReaderRaw<u8, DNF_A>

Bits 8:11 - Digital noise filter These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter will filter spikes with a length of up to DNF[3:0]

tI2CCLK … Note: If the analog filter is also enabled, the digital filter is added to the analog filter. This filter can only be programmed when the I2C is disabled (PE = 0).

source

pub fn anfoff(&self) -> BitReaderRaw<ANFOFF_A>

Bit 12 - Analog noise filter OFF Note: This bit can only be programmed when the I2C is disabled (PE = 0).

source

pub fn txdmaen(&self) -> BitReaderRaw<TXDMAEN_A>

Bit 14 - DMA transmission requests enable

source

pub fn rxdmaen(&self) -> BitReaderRaw<RXDMAEN_A>

Bit 15 - DMA reception requests enable

source

pub fn sbc(&self) -> BitReaderRaw<SBC_A>

Bit 16 - Slave byte control This bit is used to enable hardware byte control in slave mode.

source

pub fn nostretch(&self) -> BitReaderRaw<NOSTRETCH_A>

Bit 17 - Clock stretching disable This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode. Note: This bit can only be programmed when the I2C is disabled (PE = 0).

source

pub fn wupen(&self) -> BitReaderRaw<WUPEN_A>

Bit 18 - Wakeup from Stop mode enable Note: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation. Note: WUPEN can be set only when DNF = 0000

source

pub fn gcen(&self) -> BitReaderRaw<GCEN_A>

Bit 19 - General call enable

source

pub fn smbhen(&self) -> BitReaderRaw<SMBHEN_A>

Bit 20 - SMBus Host address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.

source

pub fn smbden(&self) -> BitReaderRaw<SMBDEN_A>

Bit 21 - SMBus Device Default address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.

source

pub fn alerten(&self) -> BitReaderRaw<ALERTEN_A>

Bit 22 - SMBus alert enable Device mode (SMBHEN=0): Host mode (SMBHEN=1): Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.

source

pub fn pecen(&self) -> BitReaderRaw<PECEN_A>

Bit 23 - PEC enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.