pub struct R(_);Expand description
Register SR reader
Implementations
sourceimpl R
impl R
sourcepub fn drdy(&self) -> BitReaderRaw<bool>
pub fn drdy(&self) -> BitReaderRaw<bool>
Bit 0 - Data ready Note: If IE=1 in RNG_CR, an interrupt is generated when DRDY=1. It can rise when the peripheral is disabled. When the output buffer becomes empty (after reading RNG_DR), this bit returns to 0 until a new random value is generated.
sourcepub fn cecs(&self) -> BitReaderRaw<bool>
pub fn cecs(&self) -> BitReaderRaw<bool>
Bit 1 - Clock error current status Note: This bit is meaningless if CED (Clock error detection) bit in RNG_CR is equal to 1.
sourcepub fn secs(&self) -> BitReaderRaw<bool>
pub fn secs(&self) -> BitReaderRaw<bool>
Bit 2 - Seed error current status ** More than 64 consecutive bits at the same value (0 or 1) ** More than 32 consecutive alternances of 0 and 1 (0101010101…01)
sourcepub fn ceis(&self) -> BitReaderRaw<bool>
pub fn ceis(&self) -> BitReaderRaw<bool>
Bit 5 - Clock error interrupt status This bit is set at the same time as CECS. It is cleared by writing it to 0. An interrupt is pending if IE = 1 in the RNG_CR register. Note: This bit is meaningless if CED (Clock error detection) bit in RNG_CR is equal to 1.
sourcepub fn seis(&self) -> BitReaderRaw<bool>
pub fn seis(&self) -> BitReaderRaw<bool>
Bit 6 - Seed error interrupt status This bit is set at the same time as SECS. It is cleared by writing it to 0. ** More than 64 consecutive bits at the same value (0 or 1) ** More than 32 consecutive alternances of 0 and 1 (0101010101…01) An interrupt is pending if IE = 1 in the RNG_CR register.
Methods from Deref<Target = R<SR_SPEC>>
sourcepub fn bits(&self) -> <REG as RegisterSpec>::Ux
pub fn bits(&self) -> <REG as RegisterSpec>::Ux
Reads raw bits from register.